Highly fault-tolerant FPGA processor by degrading strategy
暂无分享,去创建一个
[1] Miodrag Potkonjak,et al. Algorithms for efficient runtime fault recovery on diverse FPGA architectures , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).
[2] Brad L. Hutchings,et al. A dynamic instruction set computer , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[3] Lisa Spainhower,et al. IBM S/390 Parallel Enterprise Server G5 fault tolerance: A historical perspective , 1999, IBM J. Res. Dev..
[4] Alfredo Benso,et al. A Self-Repairing Execution Unit for Microprogrammed Processors , 2001, IEEE Micro.
[5] Russell Tessier,et al. Tolerating operational faults in cluster-based FPGAs , 2000, FPGA '00.
[6] Miodrag Potkonjak,et al. Efficiently supporting fault-tolerance in FPGAs , 1998, FPGA '98.
[7] Jiri Gaisler. LEON-1 Processor - First Evaluation Results , 2000 .
[8] Shantanu Dutt,et al. Methodologies for Tolerating Cell and Interconnect Faults in FPGAs , 1998, IEEE Trans. Computers.
[9] David L Weaver,et al. The SPARC architecture manual : version 9 , 1994 .
[10] William H. Mangione-Smith,et al. Configurable Computing: The Road Ahead , 1997 .
[11] Scott Hauck. The Future of Reconfigurable Systems , 1998 .
[12] Scott Hauck,et al. Reconfigurable computing: a survey of systems and software , 2002, CSUR.