A 12b 180MS/s 0.068mm2 With Full-Calibration-Integrated Pipelined-SAR ADC

This paper presents a 12b 180 MS/s 0.068 mm2 $2\times$ time-interleaved pipelined-SAR analog-to-digital conver-ter (ADC) with gain and offset calibrations fully embedded on-chip. The proposed binary-search gain calibration (BSGC) technique corrects the inter-stage gain error caused by the open-loop residue amplifier. The BSGC, fully integrated into the second-stage SAR ADC, contributes to a compact area. We improve the noise performance by implementing a merged-residue-DAC operation in the first-stage ADC. Also, we propose a dual-phase bootstrap technique to improve the sampling linearity in the partial interleaving architecture. The measurement results of the ADC prototype in 65 nm CMOS demonstrate the effectiveness of the proposed calibration through the enhancement of the signal to noise-and-distortion ratio from 51.5 to 60.9 dB at a Nyquist input, leading to a FoM@Nyq of 36.7 fJ/conversion-step.

[1]  U. Seng-Pan,et al.  A 10.4-ENOB 120MS/s SAR ADC with DAC linearity calibration in 90nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[2]  Jason Hu,et al.  An 11.5-ENOB 100-MS/s 8mW dual-reference SAR ADC in 28nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[3]  Ying-Hsi Lin,et al.  An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[5]  Rui Paulo Martins,et al.  Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Rui Paulo Martins,et al.  A 34fJ 10b 500 MS/s partial-interleaving pipelined SAR ADC , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[7]  Tai-Cheng Lee,et al.  A 12-bit 210-MS/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[8]  Rui Paulo Martins,et al.  A 12-bit 110MS/s 4-stage single-opamp pipelined SAR ADC with ratio-based GEC technique , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[9]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[10]  B. Nauta,et al.  Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.

[11]  Jan Craninckx,et al.  A 2.1 mW 11b 410 MS/s dynamic pipelined SAR ADC with background calibration in 28nm digital CMOS , 2013, 2013 Symposium on VLSI Circuits.

[12]  Jan Mulder,et al.  An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[13]  Yuan Zhou,et al.  A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[14]  Peng Zhang,et al.  An 8 Bit 4 GS/s 120 mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[15]  Koichi Hamashita,et al.  Adaptive cancellation of gain and nonlinearity errors in pipelined ADCs , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[16]  Bob Verbruggen.  Digitally Assisted Analog to Digital Converters , 2015 .

[17]  Behzad Razavi,et al.  A 7.1 mW 1 GS/s ADC With 48 dB SNDR at Nyquist Rate , 2014, IEEE J. Solid State Circuits.

[18]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[19]  Behzad Razavi,et al.  A 10-b 1-GHz 33-mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[20]  Yong-Bin Kim,et al.  A CMOS low-power low-offset and high-speed fully dynamic latched comparator , 2010, 23rd IEEE International SOC Conference.

[21]  Boris Murmann,et al.  A 12-bit, 200-MS/s, 11.5-mW pipeline ADC using a pulsed bucket brigade front-end , 2013, 2013 Symposium on VLSI Circuits.

[22]  Hyuk Sun,et al.  A 10-Bit 800-MHz 19-mW CMOS ADC , 2014, IEEE Journal of Solid-State Circuits.

[23]  Rui Paulo Martins,et al.  Thermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Rui Paulo Martins,et al.  An 11b 450 MS/s Three-Way Time-Interleaved Subranging Pipelined-SAR ADC in 65 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[25]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[26]  Rui Paulo Martins,et al.  A 12b 180MS/s 0.068mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[27]  Hae-Seung Lee,et al.  A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration , 2014, IEEE Journal of Solid-State Circuits.

[28]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[29]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.