Study of power arrays in ESD operation regimes

The self-protection capability of arrays as a layout dependent parameter have been studied using a novel 2.5D simulation methodology. Several topology elements are identified to improve HBM robustness of the arrays. The physical effects responsible for local burnout are demonstrated based upon simulation tool capability.

[1]  Blerina Aliaj,et al.  2.5-Dimensional simulation for analyzing power arrays subject to ESD stresses , 2009, 2009 31st EOS/ESD Symposium.

[2]  Philipp Lindorfer,et al.  Numerical simulation of metal interconnects of power semiconductor devices , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[3]  Guido Groeseneken,et al.  ESD circuit model based protection network optimisation for extended-voltage NMOS drivers , 2005, Microelectron. Reliab..

[4]  G. Groeseneken,et al.  Improving the ESD self-protection capability of integrated power NLDMOS arrays , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.