Analysis of soft error rates in combinational and sequential logic and implications of hardening for advanced technologies

Previous results and models have predicted that combinational logic errors would dominate over flip-flop errors for the past few technology nodes. However, recent experimental results show very little contribution from combinational-logic soft errors to overall soft-error rates. A model that explains the soft error rates as a function of frequency is developed to account for the inconsistency in observed data. Implications for hardening against soft errors for advanced technologies are discussed.

[1]  M. Baze,et al.  Comparison of error rates in combinational and sequential logic , 1997 .

[2]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[3]  B. Narasimham,et al.  Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[4]  K. J. Hass,et al.  Single event transients in deep submicron CMOS , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[5]  Balaji Narasimham,et al.  Characterization of heavy-ion, neutron and alpha particle-induced single -event transient pulse widths in advanced CMOS technologies , 2008 .

[6]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[7]  A. Dell'Acqua,et al.  Geant4—a simulation toolkit , 2003 .

[8]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[9]  N. Seifert,et al.  Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node , 2009, 2009 IEEE International Reliability Physics Symposium.

[10]  R.A. Reed,et al.  C-CREST Technique for Combinational Logic SET Testing , 2008, IEEE Transactions on Nuclear Science.

[11]  M.J. Gadlage,et al.  Digital Device Error Rate Trends in Advanced CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.

[12]  T. Heijmen,et al.  A Comprehensive Study on the Soft-Error Rate of Flip-Flops From 90-nm Production Libraries , 2007, IEEE Transactions on Device and Materials Reliability.

[13]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.