An efficient verifier for finite state machines

The correctness-checking problem of a finite-state machine is considered. The concept of machine cover is revived and used as the basis of the formulation of the verification problem of the design correctness of finite-state machines. The concept of machine cover enables the verifier to efficiently check the sufficiency. The verifier checks to see if the implementation is correct with respect to its specification, which is given as a form of finite-state machine. Since in general the state encoding information is not available for verification purposes, it is assumed that the encoding information is missing. An efficient algorithm for the verification problem is presented along with its implementation. Experimental results show that the approach is promising in terms of speed. >

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  MUSTANG: state assignment of finite state machines targeting multilevel logic implementations , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Ben C. Moszkowski,et al.  A Temporal Logic for Multilevel Reasoning about Hardware , 1985, Computer.

[3]  Samuel C. Lee.  Modern Switching Theory and Digital Design , 1978 .

[4]  James R. Larus,et al.  Design Decisions in SPUR , 1986, Computer.

[5]  E. G. Ulrich.  Programming languages for non-numeric processing—2: Time sequenced logical simulation based on circuit delay and selective tracing of active network paths , 1965, ACM '65.

[6]  Kenneth J. Supowit,et al.  A New Method for Verifying Sequential Circuits , 1986, DAC 1986.

[7]  Tom Melham,et al.  Hardware Verification using Higher−Order Logic , 1986 .

[8]  Edmund M. Clarke,et al.  Automatic Verification of Sequential Circuits Using Temporal Logic , 1986, IEEE Transactions on Computers.

[9]  C. Niessen.  Hierarchical design methodologies and tools for VLSI chips , 1983, Proceedings of the IEEE.

[10]  Harry G. Barrow,et al.  VERIFY: A Program for Proving Correctness of Digital Hardware Designs , 1984, Artif. Intell..

[11]  Anthony S. Wojcik,et al.  Formal Design Verification of Digital Systems , 1983, 20th Design Automation Conference Proceedings.

[12]  Fumihiro Maruyama.  Hardware Verification , 1985, Computer.

[13]  Vijay Pitchumani,et al.  A formal method for computer design verification , 1982, DAC 1982.

[14]  Robert K. Brayton,et al.  Optimal State Assignment for Finite State Machines , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Srinivas Devadas,et al.  On the verification of sequential machines at differing levels of abstraction , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[17]  Harry G. Barrow.  Proving the Correctness of Digital Hardware Designs , 1983, AAAI.