Residue multipliers using factored decomposition
暂无分享,去创建一个
[1] Trieu-Kien Truong,et al. A Complex Integer Multiplier Using the Quadratic-Polynomial Residue Number System with Numbers of Form 22n + 1 , 1987, IEEE Trans. Computers.
[2] W. K. Jenkins. Complex residue number arithmetic for high-speed signal processing , 1980 .
[3] Fred J. Taylor,et al. A VLSI Residue Arithmetic Multiplier , 1982, IEEE Transactions on Computers.
[4] Graham A. Jullien,et al. Implementation of Multiplication, Modulo a Prime Number, with Applications to Number Theoretic Transforms , 1980, IEEE Transactions on Computers.
[5] F. Taylor,et al. Large moduli multipliers for signal processing , 1981 .
[6] M. A. Soderstrand,et al. A high-speed low-cost modulo P i multiplier with RNS arithmetic applications , 1980 .
[7] Giuseppe Alia,et al. A VLSI Modulo m Multiplier , 1991, IEEE Trans. Computers.
[8] D. Radhakrishnan,et al. A fast RNS Galois field multiplier , 1990, IEEE International Symposium on Circuits and Systems.
[9] Trieu-Kien Truong,et al. VLSI residue multiplier modulo a Fermat number , 1985, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH).