Non-volatile memory technologies: The quest for ever lower cost

Growth of flash memory business over last 20 years was driven by never ending reduction of memory cost through Moore's Law and innovations, and the quest for ever lower cost will continue for many years to come. This review begins with a brief summary of trend of flash memory cost reduction up to now. Then some of the improvement efforts on existing technologies reported by industry will be discussed. NAND flash will continue to be the cost reduction driver in next few years but will face increasing level of difficulties. Innovations will enable the trend to continue. For longer term, industry is developing new memory technologies that have promise to deliver ever lower cost. Some more mature new technology concepts will be discussed in this review. General direction is to go to multi-layer memories with multi-level cell capabilities. There are also alternative approaches like probe based storage. Enhancement from system level solution will help existing technologies as well as facilitating introduction of new technologies. It is expected that products from few new technologies will take off in coming years to enable continuation of cost reduction of non-volatile memories, meeting insatiable demand of existing devices for more memory capacity at lower cost, as well as creating new devices and new markets.

[1]  J. Kim,et al.  Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology , 2006, 2006 International Electron Devices Meeting.

[2]  Jangho Park,et al.  Integration Technology of 30nm Generation Multi-Level NAND Flash for 64Gb NAND Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[3]  Tahone Yang,et al.  A Multi-Layer Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory , 2006, 2006 International Electron Devices Meeting.

[4]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  I. Yoo,et al.  2-stack 1D-1R Cross-point Structure with Oxide Diodes as Switch Elements for High Density Resistance RAM Applications , 2007, 2007 IEEE International Electron Devices Meeting.

[6]  M. Aoki,et al.  New Model Proposed for Switching Mechanism of ReRAM , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.

[7]  R. Symanczyk,et al.  Conductive Bridging Memory Development from Single Cells to 2Mbit Memory Arrays , 2007, 2007 Non-Volatile Memory Technology Symposium.

[8]  Theodore Antonakopoulos,et al.  Probe-based ultrahigh-density storage technology , 2008, IBM J. Res. Dev..

[9]  Ute Drechsler,et al.  Transition-metal-oxide-based resistance-change memories , 2008, IBM J. Res. Dev..

[10]  Stefan K. Lai,et al.  Flash memories: Successes and challenges , 2008, IBM J. Res. Dev..

[11]  S. Lai,et al.  Current status of the phase change memory and its future , 2003, IEEE International Electron Devices Meeting 2003.

[12]  Y. Iwata,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[13]  Kinam Kim,et al.  Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node , 2006, 2006 International Electron Devices Meeting.

[14]  Kailash Gopalakrishnan,et al.  Overview of candidate device technologies for storage-class memory , 2008, IBM J. Res. Dev..

[15]  H. Wong,et al.  An Integrated Phase Change Memory Cell With Ge Nanowire Diode For Cross-Point Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[16]  Kinam Kim,et al.  Future memory technology: challenges and opportunities , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[17]  K. Prall.  Scaling Non-Volatile Memory Below 30nm , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.