Design of Silicon IP Cores for Biorthogonal Wavelet Transforms

A methodology for rapid silicon design of biorthogonal wavelet transform systems has been developed. This is based on generic, scalable architectures for the forward and inverse wavelet filters. These architectures offer efficient hardware utilisation by combining the linear phase property of biorthogonal filters with decimation and interpolation. The resulting designs have been parameterised in terms of types of wavelet and wordlengths for data and coefficients. Control circuitry is embedded within these cores that allows them to be cascaded for any desired level of decomposition without any interface logic. The time to produce silicon designs for a biorthogonal wavelet system is only the time required to run synthesis and layout tools with no further design effort required. The resulting silicon cores produced are comparable in area and performance to hand-crafted designs. These designs are also portable across a range of foundries and are suitable for FPGA and PLD implementations.

[1]  I. Daubechies,et al.  Biorthogonal bases of compactly supported wavelets , 1992 .

[2]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[3]  Roger F. Woods,et al.  The impact of data characteristics and hardware topology on hardware selection for low power DSP , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[4]  John V. McCanny,et al.  Rapid design of discrete orthonormal wavelet transforms using silicon IP components , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[5]  M. Vishwanath.  Architectures for wavelet transforms , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[6]  Ming-Hwa Sheu,et al.  A unified VLSI architecture for decomposition and synthesis of discrete wavelet transform , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[7]  Zhi-Jian Mou.  Symmetry exploitation in digital interpolators/decimators , 1996, IEEE Trans. Signal Process..

[8]  John V. McCanny,et al.  Finding a suitable wavelet for image compression applications , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[9]  I. Daubechies.  Orthonormal bases of compactly supported wavelets , 1988 .

[10]  John W. Hines,et al.  Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis , 1996 .

[11]  Frederic Truchetet,et al.  Implementation of still-image compression-decompression scheme on FPGA circuits , 1996, Electronic Imaging.

[12]  T. Nishitani,et al.  VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Chaitali Chakrabarti,et al.  Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[14]  Harold H. Szu,et al.  Fast algo-tectures for discrete wavelet transforms , 1996, Defense + Commercial Sensing.

[15]  Norbert J. Fliege.  Multirate Digital Signal Processing , 1994 .

[16]  N. J. Fliege,et al.  Multirate Digital Signal Processing: Multirate Systems, Filter Banks, Wavelets , 1994 .

[17]  T. C. Denk,et al.  VLSI architectures for lattice structure based orthonormal discrete wavelet transforms , 1997 .

[18]  John W. Hines,et al.  Quick-Turnaround ASIC Design in VHDL , 1996 .

[19]  A. S. Lewis,et al.  VLSI architecture for 2-D Daubechies wavelet transform without multipliers , 1991 .

[20]  John D. Villasenor,et al.  Issues in wireless video coding using run-time-reconfigurable FPGAs , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[21]  Qiao Shi.  VLSI Implementation of Discrete Wavelet Transform , 2001 .

[22]  O. Rioul,et al.  Wavelets and signal processing , 1991, IEEE Signal Processing Magazine.

[23]  Stéphane Mallat,et al.  Wavelets for a vision , 1996, Proc. IEEE.

[24]  R. Lang,et al.  VLSI word size and precision analysisof the discrete wavelet transformR , 1995 .

[25]  John V. McCanny,et al.  Hierarchical VHDL libraries for DSP ASIC design , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[26]  Robert Lang,et al.  Very large scale integration (VLSI) word size and precision analysis of the discrete wavelet transform , 1995, Defense, Security, and Sensing.

[27]  P. M. Bentley,et al.  Wavelet transforms: an introduction , 1994 .