Hazard-free synthesis and decomposition of asynchronous circuits
暂无分享,去创建一个
[1] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[2] Jordi Cortadella,et al. Structural methods for the synthesis of speed-independent circuits , 1996, Proceedings ED&TC European Design and Test Conference.
[3] Jer Min Jou,et al. An integrated synthesis system for speed-independent asynchronous circuits , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[4] Takashi Nanya,et al. Synthesis of Asynchronous Circuits from Signal Transition Graph Specifications (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[5] Alexandre Yakovlev,et al. Basic Gate Implementation of Speed-Independendent Circuits , 1994, 31st Design Automation Conference.
[6] P. Siegel,et al. Decomposition Methods For Library Binding Of Speed-independent Asynchronous Designs , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[7] Steven M. Burns,et al. General conditions for the decomposition of state holding elements , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[8] Luciano Lavagno,et al. Technology mapping for speed-independent circuits: Decomposition and resynthesis , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[9] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.
[10] Peter A. Beerel,et al. Automatic gate-level synthesis of speed-independent circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.