A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC
暂无分享,去创建一个
[1] Un-Ku Moon,et al. A 31.3fJ/conversion-step 70.4dB SNDR 30MS/s 1.2V two-step pipelined ADC in 0.13μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.
[2] Kazuyuki Aihara,et al. An area-efficient 12-bit 1.25MS/s radix-value self-estimated non-binary ADC with relaxed requirements on analog components , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.
[3] Un-Ku Moon,et al. A 10 MS/s 11-bit 0.19 mm $^{2}$ Algorithmic ADC With Improved Clocking Scheme , 2009, IEEE Journal of Solid-State Circuits.
[4] Shoji Kawahito,et al. A 1.7-in, 33-Mpixel, 120-frames/s CMOS Image Sensor With Depletion-Mode MOS Capacitor-Based 14-b Two-Stage Cyclic A/D Converters , 2016, IEEE Transactions on Electron Devices.
[5] H. Ohtake,et al. A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters , 2012, IEEE Transactions on Electron Devices.
[6] Amandeep Kaur,et al. A 12-bit, 2.5-bit/cycle, 1 MS/s two-stage cyclic ADC, for high-speed CMOS Image sensors , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).
[7] 新井 俊希,et al. A 1.1μm 33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters (情報センシング) , 2016 .
[8] T. Watabe,et al. A digitally-calibrated 2-stage cyclic ADC for a 33-Mpixel 120-fps Super High-Vision CMOS image sensor , 2014, IEEE SENSORS 2014 Proceedings.
[9] Amandeep Kaur,et al. A low power low latency comparator for ramp ADC in CMOS imagers , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).
[10] Shen-Iuan Liu,et al. A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18- $\mu \text{m}$ CMOS , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Wenhua Yang,et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.
[12] Amine Bermak,et al. A Low-Power Pilot-DAC Based Column Parallel 8b SAR ADC With Forward Error Correction for CMOS Image Sensors , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[13] Marvin Onabajo,et al. A Low-Power High-Speed Hybrid ADC With Merged Sample-and-Hold and DAC Functions for Efficient Subranging Time-Interleaved Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] K. Isobe,et al. A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs , 2009, IEEE Transactions on Electron Devices.
[15] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..