SOI TFETs: Suppression of ambipolar leakage and low-frequency noise behavior

We report on the thin-body tunneling field-effect transistors (TFETs) built on SOI substrates with both SiO2 and HfO2 gate dielectrics. The source-drain leakage current is suppressed by the introduction of intrinsic regions adjacent to the drain side, reducing the electric field at the tunnel junction. We also investigate the temperature dependence of the TFET characteristics, as well as the low frequency noise (LFN) behavior. Unlike conventional MOSFETs, the TFET LFN behaves as 1/ƒ2 even for large gate areas, indicating less trapping due to its much smaller effective gate length.

[1]  K. Akarvardar,et al.  Low-frequency noise in SOI four-gate transistors , 2006, IEEE Transactions on Electron Devices.

[2]  Qin Zhang,et al.  Can the Interband Tunnel FET Outperform Si CMOS? , 2008, 2008 Device Research Conference.

[3]  Gérard Ghibaudo,et al.  Electrical noise and RTS fluctuations in advanced CMOS devices , 2002, Microelectron. Reliab..

[4]  G. Amaratunga,et al.  Silicon surface tunnel transistor , 1995 .

[5]  F. Andrieu,et al.  Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performance , 2008, 2008 IEEE International Electron Devices Meeting.

[6]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[7]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[8]  Sorin Cristoloveanu,et al.  Tunneling field-effect transistor with epitaxial junction in thin germanium-on-insulator , 2009 .

[9]  K. Saraswat,et al.  Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and ≪60mV/dec subthreshold slope , 2008, 2008 IEEE International Electron Devices Meeting.

[10]  J.C.S. Woo,et al.  The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor , 2008, IEEE Transactions on Electron Devices.

[11]  S. Luryi,et al.  Lateral interband tunneling transistor in silicon-on-insulator , 2004 .

[12]  I. Eisele,et al.  A simulation approach to optimize the electrical parameters of a vertical tunnel FET , 2005, IEEE Transactions on Electron Devices.

[13]  K. Maex,et al.  Tunnel field-effect transistor without gate-drain overlap , 2007 .

[14]  K. Banerjee,et al.  Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits , 2009, IEEE Transactions on Electron Devices.