The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction

The soft error rate (SER) of advanced CMOS devices is higher than all other reliability mechanisms combined. Memories can be protected with error correction circuitry but SER in logic may limit future product reliability. Memory and logic scaling trends are discussed along with a method for determining logic SER.

[1]  M. Baze,et al.  A digital CMOS design technique for SEU hardening , 2000 .

[2]  O. Musseau.  Single-event effects in SOI technologies and devices , 1996 .

[3]  D. E. Russell,et al.  Cosmic ray neutron induced upsets as a major contributor to the soft error rate of current and future generation DRAMs , 1996, Proceedings of International Reliability Physics Symposium.

[4]  R. Hokinson,et al.  Historical trend in alpha-particle induced soft error rates of the Alpha/sup TM/ microprocessor , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[5]  E. Normand.  Single event upset at ground level , 1996 .

[6]  Robert C. Baumann,et al.  Neutron-induced 10B fission as a major source of soft errors in high density SRAMs , 2001, Microelectron. Reliab..

[7]  Bharat L. Bhuva,et al.  Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor , 2000 .

[8]  James F. Ziegler,et al.  The effect of sea level cosmic rays on electronic devices , 1981 .

[9]  R. Baumann,et al.  Boron compounds as a dominant source of alpha particles in semiconductor devices , 1995, Proceedings of 1995 IEEE International Reliability Physics Symposium.

[10]  S. Wender,et al.  Single event phenomena in atmospheric neutron environments , 1993 .

[11]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[12]  Guillaume Hubert,et al.  Device simulation study of the SEU sensitivity of SRAMs to internal ion tracks generated by nuclear reactions , 2001 .