Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology

In this brief, we propose three efficient three-input XOR/XNOR circuits as the most significant blocks of digital systems with a new systematic cell design methodology (SCDM) in hybrid-CMOS logic style. SCDM, which is an extension of CDM, plays the essential role in designing efficient circuits. At first, it is deliberately given priority to general design goals in a base structure of circuits. This structure is generated systematically by employing binary decision diagram. After that, concerning high flexibility in design targets, SCDM aims to specific ones in the remaining three steps, which are wise selections of basic cells and amend mechanisms, as well as transistor sizing. In the end, the resultant three-input XOR/XNORs enjoy full-swing and fairly balanced outputs. They perform well with supply voltage scaling, and their critical path contains only two transistors. They also outperform their counterparts exhibiting 27%-77% reduction in average energy-delay product in HSPICE simulation based on TSMC 0.13-μm technology. The symmetric schematic topologies significantly simplify and minimize the layout, as 26%-32% improvement in area is demonstrated.

[1]  Hiran Tennakoon,et al.  Design automation tools and libraries for low power digital design , 2010, 2010 IEEE Dallas Circuits and Systems Workshop.

[2]  Keivan Navi,et al.  A New Cell Design Methodology for Balanced XOR-XNOR Circuits for Hybrid-CMOS Logic , 2009, J. Low Power Electron..

[3]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Keivan Navi,et al.  Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits , 2010, VLSI Design.

[5]  Yu-Cherng Hung,et al.  A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[6]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  K. Navi,et al.  A Novel DCVS Tree Reduction Algorithm , 2006, 2006 IEEE International Conference on IC Design and Technology.

[9]  M. Ciesielski,et al.  BDS: a BDD-based logic optimization system , 2000, Proceedings 37th Design Automation Conference.

[10]  Vamsi Boppana,et al.  Transistor-level optimization of digital designs with flex cells , 2005, Computer.

[11]  Shao-Hui Shieh,et al.  Low-power high-speed full adder for portable electronic applications , 2013 .

[12]  Changzhi Li,et al.  Cell design methodology (CDM) for balanced Carry–InverseCarry circuits in hybrid-CMOS logic style , 2014 .

[13]  Mahdieh Grailoo,et al.  Cell Design Methodology Based on Transmission Gate for Low-Power High-Speed Balanced XOR-XNOR Circuits in Hybrid-CMOS Logic Style , 2010, J. Low Power Electron..

[14]  Abeer Eshra,et al.  An Odd Parity Checker Prototype Using DNAzyme Finite State Machine , 2014, IEEE/ACM Transactions on Computational Biology and Bioinformatics.

[15]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[17]  Keivan Navi,et al.  Novel direct designs for 3-input XOR function for low-power and high-speed applications , 2010 .

[18]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Keivan Navi,et al.  Differential Cascode Voltage Switch (DCVS) Strategies by CNTFET Technology for Standard Ternary Logic , 2013, Microelectron. J..

[20]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.