FPGA implementation of high speed reconfigurable filter bank for multi-standard wireless communication receivers

In next generation wireless communication system, wireless transceivers should be able to handle wideband input signals compromising of multiple communication standards. Such multi-standard wireless communication receivers (MWCRs) need filter bank to extract the desired signal of interest from wideband input spectrum and bring it to the baseband for further signal processing tasks such as spectrum sensing, modulation classification, demodulation etc. In MWCRs, rather any wireless receivers, modulated filter banks, such as Discrete Fourier Transform Filter Banks (DFTFB), are preferred due to their advantages such as lower area, delay and power requirements. To support multi-standard operation, reconfigurable DFTFB (RDFTFB) was proposed by integrating DFTFB with the coefficient decimation method. In this paper, an efficient high speed implementation of RDFTFB on Virtex-7 field programmable gate arrays (FPGA) has been proposed. The proposed approach minimizes the critical path delay between clocked registers thereby leading to significant improvement in the maximum operating frequency of the RDFTFB. Numerically, the proposed implementation leads to 89.7% improvement in the maximum frequency at which RDFTFB can be clocked. Furthermore, proposed implementation leads to 18.5% reduction in the dynamic power consumption.

[1]  Behrouz Farhang-Boroujeny,et al.  Filter Bank Spectrum Sensing for Cognitive Radios , 2008, IEEE Transactions on Signal Processing.

[2]  Tim Hentschel Channelization for software defined base-stations , 2002, Ann. des Télécommunications.

[3]  A P Vinod,et al.  Reconfigurable discrete Fourier transform filter banks for multi-standard channelizers , 2010, 2010 International Conference on Signal Processing and Communications (SPCOM).

[4]  R. Rohini Low Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers , 2015 .

[5]  A. Prasad Vinod,et al.  A reconfigurable filter bank for uniform and non-uniform channelization in multi-standard wireless communication receivers , 2010, 2010 17th International Conference on Telecommunications.

[6]  Honggang Zhang,et al.  Reconfigurable Filter Bank With Complete Control Over Subband Bandwidths for Multistandard Wireless Communication Receivers , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Lee Pucker CHANNELIZATION TECHNIQUES FOR SOFTWARE DEFINED RADIO , 2003 .

[8]  Amir Ghasemi,et al.  Spectrum sensing in cognitive radio networks: requirements, challenges and design trade-offs , 2008, IEEE Communications Magazine.

[9]  Gerhard Fettweis,et al.  The digital front-end of software radio terminals , 1999, IEEE Wirel. Commun..

[10]  A. Prasad Vinod,et al.  Coefficient decimation approach for realizing reconfigurable finite impulse response filters , 2008, 2008 IEEE International Symposium on Circuits and Systems.