FPGA implementation of high speed reconfigurable filter bank for multi-standard wireless communication receivers
暂无分享,去创建一个
[1] Behrouz Farhang-Boroujeny,et al. Filter Bank Spectrum Sensing for Cognitive Radios , 2008, IEEE Transactions on Signal Processing.
[2] Tim Hentschel. Channelization for software defined base-stations , 2002, Ann. des Télécommunications.
[3] A P Vinod,et al. Reconfigurable discrete Fourier transform filter banks for multi-standard channelizers , 2010, 2010 International Conference on Signal Processing and Communications (SPCOM).
[4] R. Rohini. Low Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers , 2015 .
[5] A. Prasad Vinod,et al. A reconfigurable filter bank for uniform and non-uniform channelization in multi-standard wireless communication receivers , 2010, 2010 17th International Conference on Telecommunications.
[6] Honggang Zhang,et al. Reconfigurable Filter Bank With Complete Control Over Subband Bandwidths for Multistandard Wireless Communication Receivers , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Lee Pucker. CHANNELIZATION TECHNIQUES FOR SOFTWARE DEFINED RADIO , 2003 .
[8] Amir Ghasemi,et al. Spectrum sensing in cognitive radio networks: requirements, challenges and design trade-offs , 2008, IEEE Communications Magazine.
[9] Gerhard Fettweis,et al. The digital front-end of software radio terminals , 1999, IEEE Wirel. Commun..
[10] A. Prasad Vinod,et al. Coefficient decimation approach for realizing reconfigurable finite impulse response filters , 2008, 2008 IEEE International Symposium on Circuits and Systems.