Fully-Integrated Non-Magnetic 180nm SOI Circulator with > 1W P1dB, >+50dBm IIP3 and High Isolation Across 1.85 VSWR

There has been recent progress on CMOS non-magnetic circulators based on switch-based spatio-temporal conductivity modulation, but these initial demonstrations remain limited in transmitter power handling, linearity, and ability to combat antenna variations. This paper describes a non-magnetic circulator in 180nm SOI CMOS that uses no external components, and employs various linearity enhancement techniques such as device stacking, optimal switch biasing, and localized ESD design to achieve >1W TX-ANT PldB and >+50dBm TX-ANT IIP3 at 1GHz. A new loss-free and inductor-free antenna balancing approach enables high isolation for as high as 1.85 ANT VSWR and beyond. The circulator also exhibits low insertion losses of 2.1dB/2.9dB in the TX-ANT and ANT-RX paths, and ANT-RX NF of 3.1dB. These results represent a 10–100×enhancement in linearity/power handling over prior CMOS non-reciprocal circulators, and are shown to lower the power consumption of a communication link when compared with state-of-the-art electrical balance duplexers in scenarios where dynamic range is limited by P1dB, NF.

[1]  Masoud Koochakzadeh,et al.  Miniaturized Transmission Lines Based on Hybrid Lattice-Ladder Topology , 2010, IEEE Transactions on Microwave Theory and Techniques.

[2]  Hooman Darabi,et al.  Low-Loss Integrated Passive CMOS Electrical Balance Duplexers With Single-Ended LNA , 2016, IEEE Transactions on Microwave Theory and Techniques.

[3]  Harish Krishnaswamy,et al.  A Millimeter-Wave Non-Magnetic Passive SOI CMOS Circulator Based on Spatio-Temporal Conductivity Modulation , 2017, IEEE Journal of Solid-State Circuits.

[4]  Jan Craninckx,et al.  2.2 A +70dBm IIP3 single-ended electrical-balance duplexer in 0.18um SOI CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[5]  Harish Krishnaswamy,et al.  A CMOS Passive LPTV Nonmagnetic Circulator and Its Application in a Full-Duplex Receiver , 2017, IEEE Journal of Solid-State Circuits.