Classifying Loops for Space-Time Mapping

We propose a class hierarchy for loops in a loop nest. Its purpose is to help identify the proper code generation methods for a space-time mapped nest. We illustrate the hierarchy and its use on a loop nest for computing the reflexive transitive closure of a graph.

[1]  Ted G. Lewis,et al.  Parallelizing WHILE Loops , 1990, ICPP.

[2]  Jang-Ping Sheu,et al.  Partitioning and Mapping Nested Loops on Multiprocessor Systems , 1991, IEEE Trans. Parallel Distributed Syst..

[3]  FeautrierPaul.  Some efficient solutions to the affine scheduling problem , 1992 .

[4]  Jürgen Teich,et al.  Partitioning of processor arrays: a piecewise regular approach , 1993, Integr..

[5]  Patrice Quinton,et al.  Systolic algorithms and architectures , 1987 .

[6]  Utpal Banerjee,et al.  Loop Transformations for Restructuring Compilers: The Foundations , 1993, Springer US.

[7]  FeautrierLaboratoire Masi.  Some Eecient Solutions to the Aane Scheduling Problem Part Ii Multidimensional Time , 1992 .

[8]  Patrice Quinton,et al.  The ALPHA language and its use for the design of systolic arrays , 1991, J. VLSI Signal Process..

[9]  Tanguy Risset,et al.  Reference Manual of the Bouclettes Parallelizer , 1994 .

[10]  Alain Darte,et al.  Automatic Parallelization Based on Multi-Dimensional Scheduling , 1994 .

[11]  Martin Griebl,et al.  On the parallelization of loop nests containing while loops , 1995, Proceedings the First Aizu International Symposium on Parallel Algorithms/Architecture Synthesis.

[12]  Christian Lengauer,et al.  Loop Parallelization in the Polytope Model , 1993, CONCUR.

[13]  P. Feautrier.  Parametric integer programming , 1988 .

[14]  Alain Darte.  Regular partitioning for synthesizing fixed-size systolic arrays , 1991, Integr..

[15]  Martin Griebl,et al.  Code generation in the polytope model , 1998, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192).

[16]  P. Feautrier.  Some Eecient Solutions to the Aane Scheduling Problem Part I One-dimensional Time , 1996 .

[17]  Martin Griebl,et al.  Generation of Synchronous Code for Automatic Parallelization of while Loops , 1995, Euro-Par.

[18]  Martin Griebl,et al.  On the Space-Time Mapping of While-Loops , 1994, Parallel Process. Lett..

[19]  W. Kelly,et al.  Code generation for multiple mappings , 1995, Proceedings Frontiers '95. The Fifth Symposium on the Frontiers of Massively Parallel Computation.

[20]  Steven W. K. Tjiang,et al.  SUIF: an infrastructure for research on parallelizing and optimizing compilers , 1994, SIGP.

[21]  Michael Wolfe,et al.  The Tiny Loop Restructuring Research Tool , 1991, ICPP.