CMOS Layout Module Generation with Matching Constraints