Improving Integrated Circuit Performance Through the Application of Hardness-by-Design Methodology