Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring

In three-dimensional integrated circuit (3D-IC) systems that use through-silicon via (TSV) technology, a significant design consideration is the coupling noise to or from a TSV. It is important to estimate the TSV noise transfer function and manage the noise-tolerance budget in the design of a reliable 3D-IC system. In this paper, a TSV noise coupling model is proposed based on a three-dimensional transmission line matrix method (3D-TLM). Using the proposed TSV noise coupling model, the noise transfer functions from TSV to TSV and TSV to the active circuit can be precisely estimated in complicated 3D structures, including TSVs, active circuits, and shielding structures such as guard rings. To validate the proposed model, a test vehicle was fabricated using the Hynix via-last TSV process. The proposed model was successfully verified by frequency- and time-domain measurements. Additionally, a noise isolation technique in 3D-IC using a guard ring structure is proposed. The proposed noise isolation technique was also experimentally demonstrated; it provided -17 dB and -10dB of noise isolation between the TSV and an active circuit at 100 MHz and 1 GHz, respectively.

[1]  Jaemin Kim,et al.  Modeling and Analysis of Power Supply Noise Imbalance on Ultra High Frequency Differential Low Noise Amplifiers in a System-in-Package , 2010, IEEE Transactions on Advanced Packaging.

[2]  Lijun Jiang,et al.  Electrical-thermal co-analysis for power delivery networks in 3D system integration , 2009, 2009 IEEE International Conference on 3D System Integration.

[3]  C. Christopoulos,et al.  The Transmission-line Modeling Method: TLM , 1995, IEEE Antennas and Propagation Magazine.

[4]  H. Reichl,et al.  Managing Losses in Through Silicon Vias with Different Return Current Path Configurations , 2008, 2008 10th Electronics Packaging Technology Conference.

[5]  Sung Kyu Lim,et al.  Co-design of signal, power, and thermal distribution networks for 3D ICs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Kinam Kim,et al.  Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node , 2006, 2006 International Electron Devices Meeting.

[7]  Joungho Kim,et al.  High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging , 2006, 2006 1st Electronic Systemintegration Technology Conference.

[8]  J. Meindl,et al.  Limits on silicon nanoelectronics for terascale integration. , 2001, Science.

[9]  S. Wong,et al.  Physical modeling of spiral inductors on silicon , 2000 .

[10]  Howard Falk,et al.  Prolog to Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation , 2006, Proc. IEEE.

[11]  Frank Leferink,et al.  Inductance calculations; methods and equations , 1995, Proceedings of International Symposium on Electromagnetic Compatibility.

[12]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[13]  G. Cibrario,et al.  Through-silicon via based 3D IC technology: Electrostatic simulations for design methodology , 2008 .

[14]  Yang Liu,et al.  Reliability study of through-silicon via (TSV) copper filled interconnects , 2009 .

[15]  Ali Afzali-Kusha,et al.  Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation , 2006, Proceedings of the IEEE.

[16]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..

[17]  Jaemin Kim,et al.  Modeling and Analysis of Simultaneous Switching Noise Coupling for a CMOS Negative-Feedback Operational Amplifier in System-in-Package , 2009, IEEE Transactions on Electromagnetic Compatibility.

[18]  Taigon Song,et al.  Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer , 2009, 2009 11th Electronics Packaging Technology Conference.

[19]  Soha Hassoun,et al.  Through-Silicon Via (TSV)-induced noise characterization and noise mitigation using coaxial TSVs , 2009, 2009 IEEE International Conference on 3D System Integration.

[20]  Mohammed Ismail,et al.  The CHIP - A Design Guide for Reducing Substrate Noise Coupling in RF Applications , 2006 .

[21]  Franco Stellari,et al.  New formulas of interconnect capacitances based on results of conformal mapping method , 2000 .

[22]  Joungho Kim,et al.  Electrical characterization of trough silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation , 2007, 2007 International Conference on Electronic Materials and Packaging.