Polarity and Patterning Effect on Plasma Charging Levels by Metal-Gate Coupled Recorder Arrays

This work demonstrates a newly designed metal-gate coupled recorder for evaluating the plasma charging effect in fin-shaped field-effect transistor (FinFET) back-end-of-line (BEOL) processing steps. With more precise readings, the modified recorders are arranged in an array to further study the charging polarity and patterning effects during plasma processes. These recorder arrays can become a useful tool for process optimization for future CMOS technologies.

[1]  Y. King,et al.  An Investigation of Plasma Charging Effect on FinFET Front-End-of-Line Processes , 2022, 2022 6th IEEE Electron Devices Technology & Manufacturing Conference (EDTM).

[2]  Y. King,et al.  Plasma Charge Accumulative Model in Quantitative FinFET Plasma Damage , 2019, IEEE Transactions on Electron Devices.

[3]  Alexandre Subirats,et al.  Electrical Characterization of BEOL Plasma-Induced Damage in Bulk FinFET Technology , 2019, IEEE Transactions on Device and Materials Reliability.

[4]  Gon-Ho Kim,et al.  Development of the Virtual Metrology for the Nitride Thickness in Multi-Layer Plasma-Enhanced Chemical Vapor Deposition Using Plasma-Information Variables , 2018, IEEE Transactions on Semiconductor Manufacturing.

[5]  Balaji Narasimham,et al.  Scaling trends and bias dependence of the soft error rate of 16 nm and 7 nm FinFET SRAMs , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[6]  D. Senesky,et al.  Profile Evolution of High Aspect Ratio Silicon Carbide Trenches by Inductive Coupled Plasma Etching , 2017, Journal of Microelectromechanical Systems.

[7]  S. E. Liu,et al.  Aging of I/O overdrive circuit in FinFET technology and strategy for design optimization , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[8]  Y. King,et al.  Wafer-Level Mapping of Plasma-Induced Charging Effect by On-Chip In Situ Recorders in FinFET Technologies , 2016, IEEE Transactions on Electron Devices.

[9]  Li Xiaoxuan,et al.  Plasma cleaning and its application in microwave module wire bonding technology , 2014, 2014 Joint IEEE International Symposium on the Applications of Ferroelectric, International Workshop on Acoustic Transduction Materials and Devices & Workshop on Piezoresponse Force Microscopy.

[10]  G. Ghibaudo,et al.  Compact modeling of nano-scale trapezoidal cross-sectional FinFETs , 2013, 2013 International Semiconductor Conference Dresden - Grenoble (ISCDG).

[11]  A. Martin,et al.  Fast Wafer Level Reliability Monitoring: Quantification of Plasma-Induced Damage Detected on Productive Hardware , 2009, IEEE Transactions on Device and Materials Reliability.

[12]  Chang Yong Kang,et al.  Plasma induced damage of aggressively scaled gate dielectric (EOT ≪ 1.0nm) in metal gate/high-k dielectric CMOSFETs , 2008, 2008 IEEE International Reliability Physics Symposium.

[13]  Tiao-Yuan Huang,et al.  A Comprehensive Model for Plasma Damage Enhanced Transistor Reliability Degradation , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[14]  Wojciech Maly,et al.  Identification of plasma induced damage conditions in VLSI designs , 1999, ICMTS 1999. Proceedings of 1999 International Conference on Microelectronic Test Structures (Cat. No.99CH36307).

[15]  K. Eriguchi,et al.  Impacts of antenna layout enhanced charging damage on MOSFET reliability and performance , 1996, International Electron Devices Meeting. Technical Digest.

[16]  Dipankar Pramanik,et al.  Gate antenna structures for monitoring oxide quality and reliability , 1995, Proceedings International Conference on Microelectronic Test Structures.

[17]  Koichi Hashimoto,et al.  New Phenomena of Charge Damage in Plasma Etching: Heavy Damage Only through Dense-Line Antenna , 1993 .

[18]  J. Arnold,et al.  Charging of pattern features during plasma etching , 1991 .

[19]  E.P. van de Ven,et al.  Advantages of dual frequency PECVD for deposition of ILD and passivation films , 1990, Seventh International IEEE Conference on VLSI Multilevel Interconnection.

[20]  Yang Jun,et al.  New applications and challenges of dielectric films at 14nm FinFET technology and beyond , 2016 .

[21]  Chenming Hu,et al.  Thin gate oxide damage due to plasma processing , 1996 .