SEMICONDUCTOR INTEGRATED CIRCUITS: Testing content addressable memories with physical fault models
暂无分享,去创建一个
[1] Fabrizio Lombardi,et al. VLSI algorithms, architectures, and implementation of a versatile GF(2/sup m/) processor , 2000 .
[2] Jin-Fu Li,et al. Testing and diagnosing embedded content addressable memories , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[3] Joseph Rayhawk,et al. Testing delay faults in embedded CAMs , 2003, 2003 Test Symposium.
[4] Cheng-Wen Wu,et al. Functional testing of content-addressable memories , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).
[5] Chen Yunji,et al. Testing content addressable memories using instructions and march-like algorithms , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.
[6] Fabrizio Lombardi,et al. Testing SRAM-Based Content Addressable Memories , 2000, IEEE Trans. Computers.
[7] D. K. Bhaysar,et al. A Built-in Self-Test Method for Write-only Content Addressable Memories , 2005, VTS.
[8] Cheng-Wen Wu,et al. Testing content-addressable memories using functional fault modelsand march-like algorithms , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..