Effect of air spacer in underlap GAA nanowire: an analogue/RF perspective

Here, a comprehensive study of the gate-all-around silicon nanowire field effect transistor (FET) (GAA-SNWTs) with source/drain underlap is performed to investigate the influence of air as spacer dielectric, on analogue/RF behaviour of the device. Parasitic capacitances in nanoscale devices contribute a dominating role in overall device capacitances. Introducing air as spacer dielectric ( e S P ) in source/drain underlap region, device parasitic capacitances deteriorates, which improves the overall capacitances. Thus, the analogue/RF figure-of-merit (FOM) of the device enhances, rendering the device suitable for low-power high-frequency operations. For targeting low power applications, FOMs are elicited at 10 μ A / μ m . It is perceived that intrinsic gain of the device is almost unaltered for distinct spacer dielectric ( S i 3 N 4 and air). Frequencies like cut-off frequency ( f T ) and maximum oscillation frequency ( f M A X ) of air spacer dielectric-based underlap GAA-SNWTs are enhanced by 2.92 times and 3.11 times, respectively, when contrasted by the S i 3 N 4 spacer-based GAA-SNWTs. This results in higher percentage improvement in RF-FOM in terms of transconductance frequency product (TFP), gain-frequency product (GFP), and gain transconductance frequency product (GTFP).

[1]  S.C. Rustagi,et al.  CMOS Inverter Based on Gate-All-Around Silicon-Nanowire MOSFETs Fabricated Using Top-Down Approach , 2007, IEEE Electron Device Letters.

[2]  C. Hu,et al.  Air-Spacer MOSFET With Self-Aligned Contact for Future Dense Memories , 2009, IEEE Electron Device Letters.

[3]  S. K. Mohapatra,et al.  Investigation on cylindrical gate all around (GAA) to nanowire MOSFET for circuit application , 2015 .

[4]  Analytical Modeling of Parasitic Capacitance in Inserted-Oxide FinFETs , 2017, IEEE Transactions on Electron Devices.

[5]  G. A. Armstrong,et al.  Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications , 2007, IEEE Transactions on Electron Devices.

[6]  Ashutosh Nandi,et al.  Study of temperature effect on junctionless Si nanotube FET concerning analog/RF performance , 2018, Cryogenics.

[7]  Sudeb Dasgupta,et al.  Enhancing Low Temperature Analog Performance of Underlap FinFET at Scaled Gate Lengths , 2014, IEEE Transactions on Electron Devices.

[8]  Ashutosh Nandi,et al.  Study of Inner-Gate Engineering Effect on Analog/Radio Frequency Performance of Conventional Si-Nanotube Field Effect Transistor , 2019, Journal of Nanoelectronics and Optoelectronics.

[9]  Shikhar Gupta,et al.  Temperature analysis of underlap GAA-SNWTs for analog/RF applications , 2019, Microelectron. J..

[10]  Sudeb Dasgupta,et al.  Design and Analysis of Analog Performance of Dual-k Spacer Underlap N/P-FinFET at 12 nm Gate Length , 2013, IEEE Transactions on Electron Devices.

[11]  Ru Huang,et al.  Analog/RF Performance of Si Nanowire MOSFETs and the Impact of Process Variation , 2007, IEEE Transactions on Electron Devices.

[12]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[13]  M. J. Kumar,et al.  Nanotube Junctionless FET: Proposal, Design, and Investigation , 2017, IEEE Transactions on Electron Devices.

[14]  R. Srinivasan,et al.  SET analysis of silicon nanotube FET , 2017 .

[15]  A. Mercha,et al.  Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective , 2007, IEEE Transactions on Electron Devices.

[16]  B. Yang,et al.  Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET , 2008, IEEE Electron Device Letters.

[17]  Ru Huang,et al.  Insight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors , 2015, IEEE Transactions on Electron Devices.

[18]  Ashutosh Nandi,et al.  Enhancing the delay performance of junctionless silicon nanotube based 6T SRAM , 2018, Micro & Nano Letters.

[19]  C. Hu,et al.  Nanowire FET With Corner Spacer for High-Performance, Energy-Efficient Applications , 2017, IEEE Transactions on Electron Devices.

[20]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[21]  Chenming Hu,et al.  Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs , 2002 .

[22]  Seung-Hwan Kim,et al.  Modeling and Significance of Fringe Capacitance in Nonclassical CMOS Devices With Gate–Source/Drain Underlap , 2006, IEEE Transactions on Electron Devices.

[23]  Sudeb Dasgupta,et al.  Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile , 2013, IEEE Transactions on Electron Devices.

[24]  Rishu Chaujar,et al.  Impact of device parameter variation on RF performance of gate electrode workfunction engineered (GEWE)-silicon nanowire (SiNW) MOSFET , 2015 .