Comparative Study of Negative Capacitance Ge pFETs With HfZrOx Partially and Fully Covering Gate Region

We report a comparative study of the negative capacitance (NC) Ge pFETs with HfZrO<sub><italic>x</italic></sub> (HZO) partially and fully covering gate region. Utilizing the layout with HZO partially covering the gate, the internal voltage gain <italic>dV</italic><inline-formula> <tex-math notation="LaTeX">$_{{\textsf {int}}}$ </tex-math></inline-formula>/<italic>dV</italic><inline-formula> <tex-math notation="LaTeX">$_{{\textsf {GS}}} > \textsf {10}$ </tex-math></inline-formula> is demonstrated in NC Ge pFETs, which is attributed to the NC effect induced by HZO film. NC transistor demonstrates the hysteresis above 2 V, the sub-60 mV/decade subthreshold swing, and the improved drive current over internal-gated MOSFET. As the area of HZO is increased to fully cover the gate, the increased ferroelectric capacitance <inline-formula> <tex-math notation="LaTeX">${C} _{{\textsf {FE}}}$ </tex-math></inline-formula> produces the much better capacitance matching between <inline-formula> <tex-math notation="LaTeX">${C} _{\textsf {FE}}$ </tex-math></inline-formula> and the MOS capacitance of TaN/HfO<sub>2</sub>/Ge channel, contributing to the elimination of hysteresis of the NC Ge pFET. NC Ge pFETs with the gate fully covered by HZO achieve a much higher gate capacitance peak and a 36% enhancement in drive current compared to the devices with HZO partially covering gate.

[1]  Asif Khan,et al.  0.2V adiabatic NC-FinFET with 0.6mA/µm ION and 0.1nA/µm IOFF , 2015, 2015 73rd Annual Device Research Conference (DRC).

[2]  Asif Islam Khan,et al.  Single crystal functional oxides on silicon , 2015, Nature Communications.

[3]  Akira Toriumi,et al.  Fully coupled 3-D device simulation of negative capacitance FinFETs for sub 10 nm integration , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[4]  Yogesh Singh Chauhan,et al.  Compact Model for Ferroelectric Negative Capacitance Transistor With MFIS Structure , 2017, IEEE Transactions on Electron Devices.

[5]  Chenming Hu,et al.  Sub-60mV-swing negative-capacitance FinFET without hysteresis , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[6]  Chenming Hu,et al.  Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance—Part I: Model Description , 2016, IEEE Transactions on Electron Devices.

[7]  Adrian M. Ionescu,et al.  Experimental confirmation of temperature dependent negative capacitance in ferroelectric field effect transistor , 2012 .

[8]  Chenming Hu,et al.  Low power negative capacitance FETs for future quantum-well body technology , 2013, 2013 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[9]  M. H. Lee,et al.  Steep Slope and Near Non-Hysteresis of FETs With Antiferroelectric-Like HfZrO for Low-Power Electronics , 2015, IEEE Electron Device Letters.

[10]  Yue Peng,et al.  Ferroelectric Negative Capacitance GeSn PFETs With Sub-20 mV/decade Subthreshold Swing , 2017, IEEE Electron Device Letters.

[11]  Y. Taur,et al.  Modeling and Design of Ferroelectric MOSFETs , 2011, IEEE Transactions on Electron Devices.

[12]  M. H. Lee,et al.  Prospects for ferroelectric HfZrOx FETs with experimentally CET=0.98nm, SSfor=42mV/dec, SSrev=28mV/dec, switch-off <0.2V, and hysteresis-free strategies , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[13]  Yue Peng,et al.  Ferroelectric HfZrOx Ge and GeSn PMOSFETs with Sub-60 mV/decade subthreshold swing, negligible hysteresis, and improved Ids , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[14]  Chun-Yen Chang,et al.  Energy-Efficient Versatile Memories With Ferroelectric Negative Capacitance by Gate-Strain Enhancement , 2017, IEEE Transactions on Electron Devices.

[15]  Zhang Jincheng,et al.  Ferroelectric HfZrOx Ge and GeSn PMOSFETs with Sub-60 mV/decade subthreshold swing, negligible hysteresis, and improved Ids , 2016 .

[16]  C. Hu,et al.  Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation , 2011, 2011 International Electron Devices Meeting.

[17]  Albert Chin,et al.  Low-Voltage Steep Turn-On pMOSFET Using Ferroelectric High- $\kappa$ Gate Dielectric , 2014, IEEE Electron Device Letters.

[18]  Asif Islam Khan,et al.  Effects of the Variation of Ferroelectric Properties on Negative Capacitance FET Characteristics , 2016, IEEE Transactions on Electron Devices.

[19]  A. Ionescu,et al.  Metal-Ferroelectric-Meta-Oxide-semiconductor field effect transistor with sub-60mV/decade subthreshold swing and internal voltage amplification , 2010, 2010 International Electron Devices Meeting.

[20]  Meng-Fan Chang,et al.  Enabling Energy-Efficient Nonvolatile Computing With Negative Capacitance FET , 2017, IEEE Transactions on Electron Devices.

[21]  Asif Islam Khan,et al.  Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor , 2016, IEEE Electron Device Letters.

[22]  C. Shin,et al.  Negative Capacitance Field Effect Transistor With Hysteresis-Free Sub-60-mV/Decade Switching , 2016, IEEE Electron Device Letters.

[23]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.