论文信息 - Hardware realization of a novel Automatic Censored Cell Averaging CFAR detection algorithm using FPGA

Hardware realization of a novel Automatic Censored Cell Averaging CFAR detection algorithm using FPGA

In this paper we present hardware realization of a novel Automatic Censored Cell Averaging (ACCA) Constant False Alarm Rate (CFAR) detection algorithm based on Ordered Data Variability (ODV) using Field Programmable Gate Array (FPGA). This algorithm has been recently proposed in the literature for radar target detection in non-homogeneous environments. The unknown background level can be estimated by dynamically selecting a suitable set of ranked reference window cells and by doing successive hypothesis tests. The ACCA-ODV based CFAR detector does not require any prior information about the background environment and uses the variability index statistic as a shape parameter to reject or accept the ordered cells under investigation. Recent advancements in modern FPGAs and availability of sophisticated electronic design tools have made it possible to realize the ACCA-ODV CFAR detector in a cost-effective way. The designed hardware is modular and has been physically realized in Altera Stratix II FPGA device.

[1] D. K. Barton,et al. Radar system analysis and modeling , 2004, IEEE Aerospace and Electronic Systems Magazine.

[2] G. Barton,et al. The RADSIM high fidelity radar and EW simulation , 1993 .

[3] M. Barkat,et al. Automatic censoring CFAR detector based on ordered data variability for nonhomogeneous environments , 2005 .

[4] R. Cumplido,et al. On the implementation of an efficient FPGA-based CFAR processor for target detection , 2004, (ICEEE). 1st International Conference on Electrical and Electronics Engineering, 2004..

[5] Saleh A. Alshebeili,et al. Design and Implementation of a Configurable Real-Time FPGA-Based TM-CFAR Processor for Radar Target Detection , 2008 .

[6] G. Bioul,et al. Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems , 2006 .

[7] Saleem A. Kassam,et al. Analysis of CFAR processors in homogeneous background , 1988 .

[8] Soumya Jana,et al. SIGNAL DETECTION AND ESTIMATION , 2002 .

[9] René Cumplido,et al. A Configurable FPGA-based Hardware Architecture for Adaptive Processing of Noisy Signals for Target Detection Based on Constant False Alarm Rate (CFAR) Algorithms , 2004 .