Learning Hardware Using Multiple-Valued Logic, Part 1: Introduction and Approach

The authors propose a learning-hardware approach as a generalization of evolvable hardware. A massively parallel, reconfigurable processor speeds up logic operators performed in learning hardware. The approach uses combinatorial synthesis methods developed within the framework of the logic synthesis in digital-circuit-design automation.

[1]  Sze-Tsen Hu.  ON THE DECOMPOSITION OF SWITCHING FUNCTIONS , 1961 .

[2]  José T. de Sousa,et al.  A SAT Solver Using Reconfigurable Hardware and Virtual Logic , 2000, Journal of Automated Reasoning.

[3]  Takahiro Hanyu,et al.  200-vertex on-chip clique-finding VLSI processor for real-time 3-D object recognition , 1992, Proceedings of the 1992 International Conference on Industrial Electronics, Control, Instrumentation, and Automation.

[4]  Z. Pawlak.  Rough Sets: Theoretical Aspects of Reasoning about Data , 1991 .

[5]  Marek A. Perkowski,et al.  Baldwinian learning utilizing genetic and heuristic algorithms for logic synthesis and minimization of incompletely specified data with Generalized Reed-Muller (AND-EXOR) forms , 2001, J. Syst. Archit..

[6]  Marek Perkowski,et al.  The Cube Calculus Machine: a ring of asynchronous automata to process multiple-valued Boolean functions , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[7]  David C. Rine,et al.  Computer science and multiple-valued logic : theory and applications , 1977 .

[8]  Hans van Maaren,et al.  Sat2000: Highlights of Satisfiability Research in the Year 2000 , 2000 .

[9]  Hugo de Garis,et al.  EVOLVABLE HARDWARE Genetic Programming of a Darwin Machine , 1993 .

[10]  Marek A. Perkowski,et al.  Labeled rough partitions - a new general purpose representation for multiple-valued functions and relations , 2001, J. Syst. Archit..

[11]  Daniel G. Saab,et al.  Concurrent D-algorithm on reconfigurable hardware , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[12]  Ryszard S. Michalski,et al.  Inductive inference of VL decision rules , 1977, SGAR.

[13]  Marek A. Perkowski,et al.  A universal logic machine , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.

[14]  Lech Józwiak,et al.  Genetic engineering versus natural evolution: Genetic algorithms with deterministic operators , 2002, J. Syst. Archit..

[15]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[16]  Stephen Y. H. Su,et al.  Computer Minimization of Multivalued Switching Functions , 1972, IEEE Transactions on Computers.

[17]  Donald Michie,et al.  Machine Learning in the Next Five Years , 1988, EWSL.

[18]  L. B. Nguyen,et al.  PALMINI-Fast Boolean Minimizer for Personal Computer , 1987, 24th ACM/IEEE Design Automation Conference.

[19]  Janusz Zalewski,et al.  Rough sets: Theoretical aspects of reasoning about data , 1996 .

[20]  Tsutomu Sasao,et al.  HART: A hardware for logic minimization and verification , 1985 .

[21]  Marek A. Perkowski,et al.  An error reducing approach to machine learning using multi-valued functional decomposition , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[22]  Donald Leo Dietmeyer,et al.  Logic design of digital systems , 1971 .

[23]  Tiziano Villa,et al.  Optimization of multi-valued multi-level networks , 2002, Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic.

[24]  Marek Perkowski,et al.  Exact Graph Coloring for Functional Decomposition: Do We Need It? , 1998 .

[25]  Alexander Nicholson,et al.  Evolution and learning for digital circuit design , 2000 .

[26]  Ivan Bratko,et al.  Machine Learning and Data Mining; Methods and Applications , 1998 .

[27]  Marek A. Perkowski,et al.  New multivalued functional decomposition algorithms based on MDDs , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Malgorzata Marek-Sadowska,et al.  Decomposition of Multiple-Valued Relations , 1997, ISMVL.

[29]  J. H. Herzog,et al.  Genetic programming and its applications to the synthesis of digital logic , 1997, 1997 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, PACRIM. 10 Years Networking the Pacific Rim, 1987-1997.

[30]  Hugo de Garis,et al.  Building an artificial brain using an FPGA based CAM-Brain Machine , 2000, Appl. Math. Comput..

[31]  Tadeusz Luba,et al.  Decomposition of multiple-valued functions , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.

[32]  Jason Cong,et al.  On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[33]  Timothy D. Ross,et al.  Pattern Theory: An Engineering Paradigm for Algorithm Design , 1991 .

[34]  Lech Jozwiak,et al.  Architecture of a programmable FPGA coprocessor for constructive induction approach to machine learning and other discrete optimization problems , 1997 .

[35]  David W. Foote.  The Design, Realization and Testing of the ILU of the CCM2 Using FPGA Technology , 2000 .

[36]  Yaser S. Abu-Mostafa,et al.  Complexity in Information Theory , 1988, Springer New York.

[37]  Marek A. Perkowski,et al.  Multi-valued functional decomposition as a machine learning method , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[38]  Rodney A. Brooks,et al.  A Robust Layered Control Syste For A Mobile Robot , 2022 .

[39]  Srinivas Devadas,et al.  Optimal layout via Boolean satisfiability , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[40]  H. A. Curtis,et al.  A new approach to The design of switching circuits , 1962 .

[41]  Jason Cong,et al.  On Acceleration of Logic Synthesis Algorithms using FPGA-based Reconfigurable Coprocessors , 1997 .

[42]  F. E..  A Relational Model of Data Large Shared Data Banks , 2000 .

[43]  Michael Burns,et al.  Graph coloring algorithms for fast evaluation of Curtis decompositions , 1999, DAC '99.

[44]  Marek Perkowski,et al.  Software-Hardware Codesign Approach To Generalized Zakrevskij Staircase Method For Exact Solutions O , 1997 .

[45]  Marek A. Perkowski,et al.  Minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..