Low power multiport memories exploration and design

We describe a multiport memories exploration and design procedure that satisfies area and/or energy constraints. Our procedure consists of use of integer linear program (ILP) models and heuristic-based algorithms to determine (i) the memory configuration with minimum area, given the energy bound, and (ii) the memory configuration with minimum energy, given the area bound. The results obtained by the heuristics match very well with those obtained by the ILP methods. In addition, the lifetime problem of arrays is considered.

[1]  Niraj K. Jha,et al.  Memory binding for performance optimization of control-flow intensive behaviors , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[2]  Hugo De Man,et al.  Data routing: a paradigm for efficient data-path synthesis and code generation , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[3]  Hugo De Man,et al.  Minimizing the required memory bandwidth in VLSI system realizations , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[4]  H. De Man,et al.  Dataflow-driven Memory Allocation For Multi-dimensional Signal Processing Systems , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[5]  Wen-Tsong Shiue.  Energy efficient memory assignment , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  John A. Robinson,et al.  Efficient general-purpose image compression with binary tree predictive coding , 1997, IEEE Trans. Image Process..

[7]  Viraphol Chaiyakul,et al.  An algorithm for array variable clustering , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[8]  Chaitali Chakrabarti,et al.  Memory Design and Exploration for Low Power, Embedded Systems , 1999 .

[9]  Sun-Young Hwang,et al.  A scheduling algorithm for multiport memory minimization in datapath synthesis , 1995, ASP-DAC '95.

[10]  Arun K. Majumdar,et al.  Allocation of multiport memories in data path synthesis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[12]  Taewhan Kim,et al.  Utilization of Multiport Memories in Data Path Synthesis , 1993, 30th ACM/IEEE Design Automation Conference.

[13]  Imtiaz Ahmad,et al.  Post-processor for data path synthesis using multiport memories , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[14]  Michael J. Flynn,et al.  An area model for on-chip memories and its application , 1991 .

[15]  Arun K. Majumdar,et al.  Optimal allocation of multiport memories in datapath synthesis , 1989, Proceedings of the 32nd Midwest Symposium on Circuits and Systems,.

[16]  Preeti Ranjan Panda,et al.  Memory bank customization and assignment in behavioral synthesis , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).