Adaptive Regression-Based Thermal Modeling and Optimization for Monolithic 3-D ICs

In this paper, we first present a comprehensive study of the unique thermal behavior in monolithic 3-D integrated circuits (ICs) in contrast to through silicon via-based 3-D ICs. In particular, we study the impact of the thin interlayer dielectric between the device tiers on vertical thermal coupling. We then study and compare the impact of different application-based package structures on the thermal behavior of monolithic 3-D ICs. With these unique properties and behavior, we develop a fast and accurate compact full-chip thermal analysis model based on nonlinear regression technique which adapts to the package structure during development and hence considers it during temperature evaluation. Our model is extremely fast and highly accurate with an error of less than 5%. This model is incorporated into a thermal-aware 3-D-floorplanner that runs without significant runtime overhead. We use the floorplanner with our package-aware thermal model and observe up to 22% reduction in the maximum temperature with insignificant area and performance overhead.

[1]  Kevin Skadron,et al.  Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  Yuan Xie,et al.  Analysis and mitigation of lateral thermal blockage effect of through-silicon-via in 3D IC designs , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[3]  Sung Kyu Lim,et al.  Ultrahigh Density Logic Designs Using Monolithic 3-D Integration , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Andrew B. Kahng,et al.  Improved on-chip router analytical power and area modeling , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Luca Benini,et al.  An Effective Gray-Box Identification Procedure for Multicore Thermal Modeling , 2014, IEEE Transactions on Computers.

[6]  Siddharth Garg,et al.  Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations , 2011, 2011 Design, Automation & Test in Europe.

[7]  Sung Kyu Lim,et al.  Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Jason Cong,et al.  A thermal-driven floorplanning algorithm for 3D ICs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[9]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Luca Benini,et al.  Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Narayanan Vijaykrishnan,et al.  Interconnect and thermal-aware floorplanning for 3D microprocessors , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[12]  F. Clermidy,et al.  3D sequential integration opportunities and technology optimization , 2014, IEEE International Interconnect Technology Conference.

[13]  Sung Kyu Lim,et al.  Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Li Shang,et al.  3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[15]  Martin D. F. Wong,et al.  Fast evaluation of sequence pair in block placement by longest common subsequence computation , 2000, DATE '00.

[16]  Thomas Ernst,et al.  3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[17]  Sachin S. Sapatnekar,et al.  Addressing thermal and power delivery bottlenecks in 3D circuits , 2009, 2009 Asia and South Pacific Design Automation Conference.

[18]  Hai Wei,et al.  Cooling three-dimensional integrated circuits using power delivery networks , 2012, 2012 International Electron Devices Meeting.

[19]  Pradip Bose,et al.  3D stacking of high-performance processors , 2014, 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA).