Scheduling for power reduction in a real-time system
暂无分享,去创建一个
Garrison W. Greenwood | Richard W. Taylor | Xiaobo Sharon Hu | Danny Ziyi Chen | Jason J. Brown | D. Chen | X. Hu | Jason J. Brown | G. Greenwood | Richard W. Taylor
[1] Miodrag Potkonjak,et al. Pipelining: just another transformation , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.
[2] Xiaobo Sharon Hu,et al. Minimizing the number of delay buffers in the synchronization of pipelined systems , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, ICCAD '94.
[4] Mohamed I. Elmasry,et al. Low-Power Digital VLSI Design: Circuits and Systems , 1995 .
[5] Sharad Malik,et al. Guarded evaluation: pushing power management to logic synthesis/design , 1995, ISLPED '95.
[6] Massoud Pedram,et al. Low power design methodologies , 1996 .
[7] P. Ashar,et al. Scheduling techniques to enable power management , 1996, 33rd Design Automation Conference Proceedings, 1996.
[8] Garrison W. Greenwood,et al. An Evolutionary Approach to Hardware/ Software Partitioning , 1996, PPSN.
[9] Marios C. Papaefthymiou,et al. Optimizing Systems for Effective Block-Processing: Optimizing Systems for Effective Block-Processing: , 1996 .