Some enhanced cache replacement policies for reducing power in mobile devices

Developing widely useful mobile computing applications presents difficult challenges. On one hand, mobile users demand fast response times, and deep relevant content. On the other hand, mobile devices have limited storage, power and communication resources. Caching frequently accessed data items on the mobile client is an effective technique to improve the system performance in mobile environment. Due to cache size limitation, the choice of cache replacement technique to find a suitable subset of items for eviction from cache becomes important. Power consumption and lookup latency both are crucial factors of performance in embedded systems. One important decision in designing hierarchical memories is selection of cache replacement policies. In this paper, we firstly explain briefly some of the available and used replacement policies in modern cache structures. Then we propose some improved replacement policies and evaluate their performance. We show that, taking the dirty blocks into account in cache policy will reduce the average power consumption by some percents.

[1]  Aleksandar Milenkovic,et al.  Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite , 2004, ACM-SE 42.

[2]  Chaitali Chakrabarti,et al.  Memory exploration for low power, embedded systems , 1999, DAC '99.

[3]  Jay Nelson,et al.  Concurrent caching , 2006, ERLANG '06.

[4]  Wayne H. Wolf,et al.  Iterative cache simulation of embedded CPUs with trace stripping , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[5]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[6]  Margaret Martonosi,et al.  Power prediction for Intel XScale/spl reg/ processors using performance monitoring unit events , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[7]  Arijit Ghosh,et al.  Cache optimization for embedded processor cores: An analytical approach , 2004, ACM Trans. Design Autom. Electr. Syst..

[8]  Alvin M. Despain,et al.  Cache design trade-offs for power and performance optimization: a case study , 1995, ISLPED '95.

[9]  Jörg Henkel,et al.  Distance-based recent use (DRU): an enhancement to instruction cache replacement policies for transition energy reduction , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  R. Balasubramonian,et al.  Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures , 2000, Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000.

[11]  Nimrod Megiddo,et al.  Outperforming LRU with an adaptive replacement cache algorithm , 2004, Computer.