Compact 12-port multi-bank register file test-chip in 0.35/spl mu/m CMOS for highly parallel processors
暂无分享,去创建一个
Tetsuo Hironaka | Hans Jürgen Mattausch | Hiroshi Uchida | Tetsushi Koide | Yosuke Mitani | Tetsuya Sueyoshi
[1] S. Fukae. Optimized bank-based multi-port memories through a Hierarchical multi-bank structure , 2003 .
[2] P. Gronowski,et al. Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[3] T. Gyohten,et al. Area-Efficient Multi-Port SRAMs for On-Chip Data-Storage with High Random-Access Bandwidth and Large Storage Capacity , 2001 .