All digital phase-locked loop using active inductor oscillator and novel locking algorithm

A fast locking all-digital phase-locked loop (ADPLL) with the active inductor oscillator is proposed. An LC-tank DCO with a tunable active inductor can obtain a wider operational frequency range, smaller area and higher signal quality. The proposed frequency and phase locking algorithm can achieve good jitter performance, high frequency accuracy, and low circuit complexity. The ADPLL is designed using a 0.18 um CMOS process. The operational frequency range of the ADPLL is from 318 MHz to 458 MHz. The RMS and the peak-to-peak jitters at 402 MHz are 4.2 ps and 94 ps, respectively. The core size is 390×390 um2. The power consumption is 5.4 mW at 416 MHz.

[1]  Jen-Chieh Liu,et al.  All-Digital PLL Using Pulse-Based DCO , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[2]  Liang-Hung Lu,et al.  A Wide Tuning-Range CMOS VCO With a Differential Tunable Active Inductor , 2006, IEEE Transactions on Microwave Theory and Techniques.

[3]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[4]  Ching-Che Chung,et al.  A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications , 2006, IEEE Journal of Solid-State Circuits.

[5]  J.A. Tierno,et al.  A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.

[6]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Shi-Yu Huang,et al.  A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Tsung-Hsien Lin,et al.  An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL , 2007, IEEE Journal of Solid-State Circuits.