Reducing Memory System Energy in Data Intensive Computations by Software-Controlled On-Chip Memory

In recent computer systems, a large portion of energy is consumed by on-chip cache accesses and data movement between cache and off-chip main memory. Reducing these memory system energy is indispensable for future microprocessors because power and thermal issues certainly become a key factor of limiting processor performance. In this paper, we discuss and evaluate how our architecture called SCIMA contributes to energy saving. SCIMA integrates software-controllable memory (SCM) into processor chip. SCIMA can save total memory system energy by using SCM under the support of compiler. The evaluation results reveal that SCIMA can reduce 5%-50% of memory system energy and is still faster than conventional cache based architecture.

[1]  Frederic T. Chong,et al.  Intelligent Memory Systems , 2001, Lecture Notes in Computer Science.

[2]  Kazuaki Murakami,et al.  Way-predicting set-associative cache for high performance and low energy consumption , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[3]  Hiroshi Nakamura,et al.  Performance of lattice QCD programs on CP-PACS , 1999, Parallel Computing.

[4]  Ikuya Kawasaki,et al.  SH3: high code density, low power , 1995, IEEE Micro.

[5]  Kanad Ghose,et al.  Analytical energy dissipation models for low-power caches , 1997, ISLPED '97.

[6]  Trevor N. Mudge,et al.  A performance comparison of contemporary DRAM architectures , 1999, ISCA.

[7]  Hiroshi Nakamura,et al.  Design and evaluation of high performance microprocessor with reconfigurable on-chip memory , 2002, Asia-Pacific Conference on Circuits and Systems.

[8]  Mitsuhisa Sato,et al.  Design of OpenMP Compiler for an SMP Cluster , 1999 .

[9]  Hiroshi Nakamura,et al.  SCIMA: Software controlled integrated memory architecture for high performance computing , 2000, Proceedings 2000 International Conference on Computer Design.

[10]  Chaitali Chakrabarti,et al.  Memory Design and Exploration for Low Power, Embedded Systems , 1999 .

[11]  Kanad Ghose,et al.  Energy-efficiency of VLSI caches: a comparative study , 1997, Proceedings Tenth International Conference on VLSI Design.

[12]  Hiroshi Nakamura,et al.  Software Controlled Reconfigurable On-Chip Memory for High Performance Computing , 2000, Intelligent Memory Systems.