A domain specific reconfigurable Viterbi fabric for system-on-chip applications

A novel embedded dynamically reconfigurable fabric for implementing the Viterbi algorithm in a system-on-chip device is presented in this paper. The proposed reconfigurable fabric can support Viterbi implementations for different standards, such as GSM, IS-95, CDMA and Wireless LAN. Our results illustrate that the proposed architecture has superior power consumption and throughput characteristics and it is demonstrated a 80% reduction in power consumption over generic field programmable gate array (FPGA) and 40 times improvement in throughput over digital signal processor (DSP), respectively. Thus, the reconfigurable system-on-chip platform based on this kind of domain specific reconfigurable fabrics is an efficient solution for the high-performance portable communication systems.

[1]  P.J. Black,et al.  A 140 Mb/s 32-state radix-4 Viterbi decoder , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[3]  Tughrul Arslan,et al.  Embedded reconfigurable array targeting motion estimation applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Andrew J. Viterbi,et al.  Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.

[5]  Seth Copen Goldstein,et al.  PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.

[6]  Tughrul Arslan,et al.  Domain specific reconfigurable fabric targeting Viterbi algorithm , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[7]  Steven J. E. Wilton Embedded memory in FPGAs: recent research results , 1999, 1999 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM 1999). Conference Proceedings (Cat. No.99CH36368).

[8]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .