Custom S/390 G5 and G6 microprocessors
暂无分享,去创建一个
[1] L. Liu,et al. Early resolution of address translation in cache design , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[2] Akio Watanabe,et al. Architecture and software support in IBM S/390 Parallel Enterprise Servers for IEEE Floating-Point arithmetic , 1999, IBM J. Res. Dev..
[3] Lisa Spainhower,et al. IBM S/390 Parallel Enterprise Server G5 fault tolerance: A historical perspective , 1999, IBM J. Res. Dev..
[4] Timothy J. Slegel,et al. IBM's S/390 G5 microprocessor design , 1999, IEEE Micro.
[5] John S. Liptay,et al. A high-frequency custom CMOS S/390 microprocessor , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[6] Pak-kin Mak,et al. The S/390 G5/G6 binodal cache , 1999, IBM J. Res. Dev..
[7] Christopher A. Krygowski,et al. The S/390 G5 floating-point unit , 1999, IBM J. Res. Dev..
[8] Gregory A. Northrop,et al. Deep submicron design techniques for the 500 MHz IBM S/390 G5 custom microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).