Efficient Rijndael implementation for high-speed optical networks

The current fast growing use of the Internet for commercial transactions has created large demands for data protection and network security. IPsec standard and protocols address these demands by providing different mechanisms to ensure integrity, privacy, and authentication of data when it is transmitted, or accessed, via the IP network. Encryption algorithms are by far the most important tools for network and communication security in the IPSec standard. This paper presents a summary of our work to design an efficient implementation of Rijndael algorithm. Rijndael is the new Advanced Encryption Standard adopted by the National Institute of Standards and Technology (NIST). Two different hardware implementations are presented and analyzed. In the first approach, only one lookup table is used to implement the S-Box that performs substitution for all round transformations, which is the bottleneck in the Rijndael algorithm. To achieve optimum speed of data encryption in the feedback mode, access to S-Box is pipelined between rounds. The second realization is based on systolic architecture where sets of Interconnected cells are performing intermediate round transformations. Each cell consists of an S-Box instance with a small combinational circuit to run the round transformation. Verilog design code were developed and synthesized for both implementations, then compared to the existing hardware implementations. It is found that our implementation using standard cell libraries provides much faster encryption rate compared to the reported FPGA and software approach hence it can be deployed in high-speed optical networks.

[1]  Vincent Rijmen,et al.  The Design of Rijndael , 2002, Information Security and Cryptography.

[2]  S. V. Wunnava,et al.  Distributed security schemes for networks , 2001, Proceedings. IEEE SoutheastCon 2001 (Cat. No.01CH37208).

[3]  Christof Paar,et al.  An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.

[4]  Panu Hämäläinen,et al.  Configurable hardware implementation of triple-DES encryption algorithm for wireless local area network , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[5]  H. T. Kung Why systolic architectures? , 1982, Computer.

[6]  Kris Gaj,et al.  Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board , 2001, ISC.

[7]  P. Mroczkowski Implementation of the block cipher Rijndael using Altera FPGA , 2001 .

[8]  Tran Minh Triet,et al.  The extended Rijndael-like block ciphers , 2002, Proceedings. International Conference on Information Technology: Coding and Computing.

[9]  M. McLoone,et al.  A high performance FPGA implementation of DES , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).