Reduced Logic and Low-Power FFT Architectures for Embedded Systems
暂无分享,去创建一个
[1] Jack E. Volder. The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..
[2] Xiaojin Li,et al. A Low Power and Small Area FFT Processor for OFDM Demodulator , 2007, IEEE Transactions on Consumer Electronics.
[3] Mats Torkelson,et al. A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.
[4] M. Omair Ahmad,et al. A new radix-2/8 FFT algorithm for length-q×2m DFTs , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..
[5] Yoshikazu Miyanaga,et al. Low power FFT design for wireless communication systems , 2009, 2008 International Symposium on Intelligent Signal Processing and Communications Systems.
[6] Jesús Grajal,et al. Efficient Memoryless Cordic for FFT Computation , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.
[7] John G. Proakis,et al. Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .
[8] Lars Wanhammar,et al. A hardware efficient control of memory addressing for high-performance FFT processors , 2000, IEEE Trans. Signal Process..
[9] Y. Wang,et al. Novel Memory Reference Reduction Methods for FFT Implementations on DSP Processors , 2007, IEEE Transactions on Signal Processing.
[10] Erdal Oruklu,et al. Reduced memory architecture for CORDIC-based FFT , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[11] D. Cohen. Simplified control of FFT hardware , 1976 .
[12] T. M. Hopkinson,et al. A pipelined, high-precision FFT architecture , 1992, [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems.
[13] Yutai Ma,et al. An effective memory addressing scheme for FFT processors , 1999, IEEE Trans. Signal Process..
[14] Erdal Oruklu,et al. An Efficient FFT Engine With Reduced Addressing Logic , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[15] An-Yeu Wu,et al. Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Tom E. Bishop,et al. Blind Image Restoration Using a Block-Stationary Signal Model , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.
[17] Han Yue-qiu. A Fast Address Generation Scheme for FFT Processor , 2006 .
[18] Erdal Oruklu,et al. Fast memory addressing scheme for radix-4 FFT implementation , 2009, 2009 IEEE International Conference on Electro/Information Technology.
[19] John S. Thompson,et al. A novel coefficient ordering based low power pipelined radix-4 FFT processor for wireless LAN applications , 2003, IEEE Trans. Consumer Electron..
[20] Luca Fanucci,et al. Single-chip mixed-radix FFT processor for real-time on-board SAR processing , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).
[21] Liang Yang,et al. An efficient locally pipelined FFT processor , 2006, IEEE Trans. Circuits Syst. II Express Briefs.
[22] Alvin M. Despain,et al. Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.
[23] Chin-Long Wey,et al. Efficient memory-based FFT processors for OFDM applications , 2007, 2007 IEEE International Conference on Electro/Information Technology.
[24] Weidong Li,et al. A pipeline FFT processor , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).
[25] Richard M. Jiang,et al. An Area-Efficient FFT Architecture for OFDM Digital Video Broadcasting , 2007, IEEE Transactions on Consumer Electronics.
[26] L. Wanhammar,et al. A coefficient access control for low power FFT processors , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).
[27] Jacob A. Abraham,et al. A high throughput FFT processor with no multipliers , 2009, 2009 IEEE International Conference on Computer Design.
[28] Luca Fanucci,et al. Low-power FFT/IFFT VLSI macro cell for scalable broadband VDSL modem , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..