A sub-nanosecond 0.5 /spl mu/m 64 b adder design

A sub-nanosecond 64 b adder in 0.5 /spl mu/m CMOS forms the basis for the integer and floating point execution units. Integrating dual-rail dynamic CMOS and use of Ling's equations, the adder is composed of 7k FETs in 0.246 mm/sup 2/ and performs a full 64 b add, operands to result in <1 ns (7 fanout of 4 inverter delays) under nominal conditions.

[1]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[2]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[3]  Huey Ling.  High Speed Binary Adder , 1981, IBM J. Res. Dev..

[4]  C. Heikes,et al.  A dual floating point coprocessor with an FMAC architecture , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  A. Inoue,et al.  A 0.4 /spl mu/m 1.4 ns 32b dynamic adder using non-precharge multiplexers and reduced precharge voltage technique , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..