Reconfigurable RISC-V Secure Processor And SoC Integration

In IoT (Internet of Things) applications, security issues are increasingly attracting attention. However, current embedded processors lack cryptographic protection mechanism. In this paper, an austere RISC-V core processor with RV32I subset instruction is deemed as a master device to cooperate with an AES cryptographic engine in an SoC, due to its openness and flexibility. This core contains separate instructions and a data bus connected to a Wishbone crossbar. A Spartan-6 XC6SLX9 board is taken as an architecture protocol verification platform, where the peak operating frequency of the RISC-V core and the encryption SoC is 105MHz and 111.5MHz, respectively. The hardware resource utilization is reduced compared with the MIPS core with identical efforts

[1]  Tiago Gomes,et al.  Towards a Green and Secure Architecture for Reconfigurable IoT End-Devices , 2018, 2018 ACM/IEEE 9th International Conference on Cyber-Physical Systems (ICCPS).

[2]  Luca Benini,et al.  Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Hayden Kwok-Hay So,et al.  A Soft Processor Overlay with Tightly-coupled FPGA Accelerator , 2015, ArXiv.

[4]  C. Nicopoulos,et al.  A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension , 2018, Microprocess. Microsystems.

[5]  Ayushi Priyam,et al.  Single cycle RISC-V micro architecture processor and its FPGA prototype , 2017, 2017 7th International Symposium on Embedded Computing and System Design (ISED).

[6]  Sherief Reda,et al.  LACore: A Supercomputing-Like Linear Algebra Accelerator for SoC-Based Designs , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[7]  Andrew Waterman,et al.  Design of the RISC-V Instruction Set Architecture , 2016 .

[8]  Aneesh Raveendran,et al.  A RISC-V instruction set processor-micro-architecture design and analysis , 2016, 2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA).

[9]  Yuan Liu,et al.  Study of secure boot with a FPGA-based IoT device , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[10]  Kuruvilla Varghese,et al.  A RISC-V ISA compatible processor IP for SoC , 2018, 2018 International Symposium on Devices, Circuits and Systems (ISDCS).