论文信息 - Logic Mapping in Crossbar-Based Nanoarchitectures

Logic Mapping in Crossbar-Based Nanoarchitectures

This article presents a mathematical model and algorithm that address the problem of logic function mapping in a nanoelectronic environment. Enhancement techniques improve the algorithm's runtime by significantly cutting down on unnecessary backtracking processes.

Ramesh Karri | Wenjing Rao | Alex Orailoglu

[1] André DeHon,et al. Seven strategies for tolerating highly defective fabrication , 2005, IEEE Design & Test of Computers.

[2] C.-L. Way. Fault location in repairable programmable logic arrays , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3] D. Stewart,et al. The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits , 2005 .

[4] R. Stanley Williams,et al. CMOS-like logic in defective, nanoscale crossbars , 2004 .

[5] Seth Copen Goldstein,et al. NanoFabrics: spatial computing using molecular electronics , 2001, ISCA 2001.

[6] V.V. Zhirnov,et al. New Frontiers: Self-Assembly and Nanoelectronics , 2001, Computer.

[7] D. Strukov,et al. CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[8] André DeHon,et al. Nanowire-based programmable architectures , 2005, JETC.

[9] Stoddart,et al. Electronically configurable molecular-based logic gates , 1999, Science.