A ranked order filter implementation for parallel analog processing

Order statistic filtering, the generalization of which is ranked order filtering, is needed for many image-processing functions including median filtering and mathematical morphology. Combining order statistic functionality with the parallel operation and local connectivity of array processing approaches such as the cellular nonlinear network model, has the potential for very high performance in image processing. This paper examines the implementation of programmable ranked order extraction with a very compact hardware realization of an analog current-mode ranked order filter. The considerable savings in the required circuit area, compared to other circuits, make it possible to use the structure as a building block in a massively parallel signal processing array. The operation of the circuit is analyzed in detail with the help of simulations and measurement results obtained from a test chip manufactured in a 0.18-/spl mu/m standard digital CMOS technology are also presented. The simulations and measurement results verify the correct operation of the circuit and show that it is very suitable for inclusion in every cell of a large parallel processor array. This makes many grayscale processing functions available with truly parallel operation and therefore very high performance.

[1]  K. Slot,et al.  Analogue median/average image filter based on cellular neural network paradigm , 1999 .

[2]  C. Luchini,et al.  [High speed]. , 1969, Revista De La Escuela De Odontologia, Universidad Nacional De Tucuman, Facultad De Medicina.

[3]  I. E. Opris,et al.  Analog rank extractors , 1997 .

[4]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[5]  Tamás Roska,et al.  The CNN universal machine: an analogic array computer , 1993 .

[6]  Tamás Roska,et al.  CNN‐based difference‐controlled adaptive non‐linear image filters , 1998 .

[7]  Alejandro Díaz-Sánchez,et al.  Compact continuous-time analog rank-order filter implementation in CMOS technology , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  Chun-Yueh Huang,et al.  Modular current-mode multiple input minimum circuit for fuzzy logic controllers , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[9]  Ramón González Carvajal,et al.  New very compact CMOS continuous-time low-voltage analog rank-order filter architecture , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  Bertram E. Shi,et al.  Order statistic filtering with cellular neural networks , 1994, Proceedings of the Third IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA-94).

[11]  Gregory T. A. Kovacs,et al.  A high-speed median circuit , 1997 .

[12]  Spyridon Vlassis,et al.  High-speed, accurate analogue CMOS rank filter , 2000 .

[13]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[14]  K. Urahama,et al.  Direct analog rank filtering , 1995 .

[15]  Kari Halonen,et al.  A Compact Computational Core for Image Processing , 2001 .

[16]  John I. Goutsias,et al.  Mathematical Morphology and its Applications to Image and Signal Processing , 2000, Computational Imaging and Vision.

[17]  Moncef Gabbouj,et al.  Weighted median filters: a tutorial , 1996 .

[18]  L. R. Carley,et al.  An analog circuit technique for finding the median , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[19]  Boon Poh Tan,et al.  Semiparallel rank order filtering in analog VLSI , 2001 .