Small-Signal $z$ -Domain Analysis of Digitally Controlled Converters

As the performance of microcontrollers has increased rapidly during the last decade, there is a growing interest to replace the analog controllers in low power switching converters by more complicated and flexible digital control algorithms. Compared to high power converters, the control loop bandwidths for converters in the lower power range are generally much higher. Because of this, the dynamic properties of the uniformly-sampled pulse-width modulators (PWMs) used in low power applications become an important restriction to the maximum achievable bandwidth of the control loop. Though frequency- and Laplace-domain models for uniformly-sampled PWMs are very valuable as they improve the general perception of the dynamic behavior of these modulators, the direct discrete design of the digital compensator requires a $z$ -domain model for the combination modulator and converter. For this purpose a new exact small-signal $z$ -domain model is derived. In accordance with the zero-order-hold equivalent commonly used for “regular” digital control systems, this $z$ -domain model gives rise to the development of a uniformly-sampled PWM equivalent of the converter. This $z$ -domain model is characterized by its capability to quantify the different dynamics of the converter for different modulators, its ease of use and its ability to predict the values of the control variables at the true sampling instants of the real system.

[1]  Gene F. Franklin,et al.  Digital control of dynamic systems , 1980 .

[2]  Jan A. Melkebeek,et al.  Duty-ratio feedforward for digitally controlled boost PFC converters , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[3]  C. Kranz Complete digital control method for PWM DCDC boost converter , 2003, IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03..

[4]  P. Mattavelli,et al.  Predictive digital control of power factor preregulators with input voltage estimation using disturbance observers , 2005, IEEE Transactions on Power Electronics.

[5]  Yousheng Wang,et al.  Novel sampling algorithm for DSP controlled 2 kW PFC converter , 2001 .

[6]  Sam Ben-Yaakov,et al.  Low-frequency sampled-data models of switched mode DC-DC converters , 1989 .

[7]  Simone Buso,et al.  Simple digital control improving dynamic performance of power factor preregulators , 1997 .

[8]  E. Mayer,et al.  An improved sampled-data current-mode-control model which explains the effects of control delay , 2001 .

[9]  D. Grant,et al.  The Effect of Word Length on the Harmonic Content of Microprocessor-Based PWM Waveform Generators , 1985, IEEE Transactions on Industry Applications.

[10]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .

[11]  Jian Sun,et al.  Delay effects in averaged modeling of PWM converters , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[12]  J.A. Melkebeek,et al.  Small-signal Laplace-domain analysis of uniformly-sampled pulse-width modulators , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[13]  B. S. Heck,et al.  Bilinear discrete-time modeling for enhanced stability prediction and digital control design , 2003 .

[14]  Bin Wu,et al.  A digital power factor correction (PFC) control strategy optimized for DSP , 2004 .

[15]  Steven B. Leeb Foreword special issue on digital control in power electronics , 2003 .