A high-performance DRAM controller based on multi-core system through instruction prefetching
暂无分享,去创建一个
Li Lei | Kang Li | Jiang-Yi Shi | Qing Guang | Yu-Jia Peng
[1] Kang Li,et al. Low-latency SDRAM controller for shared memory in MPSoC , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.
[2] T. N. Vijaykumar,et al. Efficient use of memory bandwidth to improve network processor throughput , 2003, ISCA '03.
[3] Shuming Chen,et al. A DRAM Precharge Policy Based on Address Analysis , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).
[4] Kang Li,et al. The application and optimization of SDRAM controller in multicore multithreaded SoC , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.
[5] Ying Xu,et al. Prediction in Dynamic SDRAM Controller Policies , 2009, SAMOS.