Speed up of Behavioral A.T.P.G. Using a Heuristic Criterion

This paper presents an approach aiming at a significant acceleration of a Behavioral Test Pattern Generation process. Recently, new BTPG methods have been developed, based upon the application of a backtracking search procedure. The approach presented herein reduces the number of backtracks by firstly comparing search strategies and then by defining an improvement criteria.

[1]  Jean François Santucci,et al.  A methodology to reduce the computational cost of behavioral test pattern generation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[2]  F. E. Norrod,et al.  An Automatic Test Generation Algorithm for Hardware Description Languages , 1989, 26th ACM/IEEE Design Automation Conference.

[3]  Stephen Y. H. Su,et al.  Functional Test Generation of Digital LSI/VLSI Systems Using Machine Symbolic Execution Technique , 1984, ITC.

[4]  Norbert Giambiasi,et al.  Automatic behavioral test pattern generation for digital circuits , 1992, Proceedings First Asian Test Symposium (ATS `92).

[5]  M. Ray Mercer,et al.  A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.

[6]  William A. Rogers,et al.  Search strategy switching: A cost model and an analysis of backtracking , 1990, J. Electron. Test..

[7]  James R. Armstrong,et al.  A Heuristic Chip-Level Test Generation Algorithm , 1986, DAC 1986.

[8]  James R. Armstrong,et al.  A Heuristic Chip-Level Test Generation Algorithm , 1986, 23rd ACM/IEEE Design Automation Conference.

[9]  Yinghua Min,et al.  Testing Functional Faults in VLSI , 1982, DAC 1982.

[10]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  N. Giambiasi,et al.  Methods to measure and to enhance the testability of behavioral descriptions of digital circuits , 1992, Proceedings First Asian Test Symposium (ATS `92).

[12]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[13]  Premachandran R. Menon,et al.  Test Generation Algorithms for Computer Hardware Description Languages , 1982, IEEE Transactions on Computers.

[14]  Sumit Ghosh,et al.  On behavior fault modeling for digital designs , 1991, J. Electron. Test..