Transistor operation of 30-nm gate-length EJ-MOSFETs

We have fabricated electrically variable shallow junction metal-oxide-silicon field-effect transistors (EJ-MOSFET's) to investigate transistor characteristics of ultrafine-gate MOSFET's. By using EB direct writing onto an ultrahigh-resolution negative resist (calixarene), we achieved a gate length of 32 nm for the first time. The short-channel effects were effectively suppressed by electrically induced ultrashallow source/drain regions, and the fabricated device exhibited normal transistor characteristics even in the 32-nm gate-length regime at room temperature: an ON/OFF current ratio of 10/sup 5/ and a cut-off current of 20 pA//spl mu/m.

[1]  F. Murai,et al.  Threshold voltage controlled 0.1-/spl mu/m MOSFET utilizing inversion layer as extreme shallow source/drain , 1993, Proceedings of IEEE International Electron Devices Meeting.

[2]  C. Fiegna,et al.  Sub-50 nm gate length n-MOSFETs with 10 nm phosphorus source and drain junctions , 1993, Proceedings of IEEE International Electron Devices Meeting.

[3]  Accurate nano-EB lithography for 40-nm gate MOSFETs , 1996 .