Transistor operation of 30-nm gate-length EJ-MOSFETs
暂无分享,去创建一个
T. Sakamoto | J. Sone | T. Baba | Y. Ochiai | S. Matsui | J. Fujita | H. Hawaura
[1] F. Murai,et al. Threshold voltage controlled 0.1-/spl mu/m MOSFET utilizing inversion layer as extreme shallow source/drain , 1993, Proceedings of IEEE International Electron Devices Meeting.
[2] C. Fiegna,et al. Sub-50 nm gate length n-MOSFETs with 10 nm phosphorus source and drain junctions , 1993, Proceedings of IEEE International Electron Devices Meeting.
[3] Accurate nano-EB lithography for 40-nm gate MOSFETs , 1996 .