Techniques for Reduction of Conflicts in Hardware Transactional Memory.