Using Benchmarks for Radiation Testing of Microprocessors and FPGAs

Performance benchmarks have been used over the years to compare different systems. These benchmarks can be useful for researchers trying to determine how changes to the technology, architecture, or compiler affect the system's performance. No such standard exists for systems deployed into high radiation environments, making it difficult to assess whether changes in the fabrication process, circuitry, architecture, or software affect reliability or radiation sensitivity. In this paper, we propose a benchmark suite for high-reliability systems that is designed for field-programmable gate arrays and microprocessors. We describe the development process and report neutron test data for the hardware and software benchmarks.

[1]  J. Krüger,et al.  Linear algebra operators for GPU implementation of numerical algorithms , 2003, ACM Trans. Graph..

[2]  Kevin Skadron,et al.  Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).

[3]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[4]  Reinhold Weicker,et al.  Dhrystone: a synthetic systems programming benchmark , 1984, CACM.

[5]  John P. Hayes,et al.  Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..

[6]  M. Berg Field Programmable Gate Array ( FPGA ) Single Event Effect ( SEE ) Radiation Testing , 2012 .

[7]  Heather Quinn,et al.  Single-Event Effects in Low-Cost, Low-Power Microprocessors , 2014, 2014 IEEE Radiation Effects Data Workshop (REDW).

[8]  P. Marshall,et al.  32 and 45 nm Radiation-Hardened-by-Design (RHBD) SOI Latches , 2011, IEEE Transactions on Nuclear Science.

[9]  Joel S. Emer,et al.  The soft error problem: an architectural perspective , 2005, 11th International Symposium on High-Performance Computer Architecture.

[10]  Rakesh Kumar,et al.  Algorithmic approaches to low overhead fault detection for sparse linear algebra , 2012, IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012).

[11]  Michael Frumkin,et al.  The OpenMP Implementation of NAS Parallel Benchmarks and its Performance , 2013 .

[12]  Sandia Report,et al.  Improving Performance via Mini-applications , 2009 .

[13]  Steven Trimberger,et al.  Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology , 2015, Proceedings of the IEEE.

[14]  Franck Cappello,et al.  Addressing failures in exascale computing , 2014, Int. J. High Perform. Comput. Appl..

[15]  Thomas Hérault,et al.  Algorithm-based fault tolerance for dense matrix factorizations , 2012, PPoPP '12.

[16]  Heather Quinn,et al.  The Reliability of Software Algorithms and Software-Based Mitigation Techniques in Digital Signal Processors , 2013, 2013 IEEE Radiation Effects Data Workshop (REDW).

[17]  Erika Cule,et al.  ABC-SysBio—approximate Bayesian computation in Python with GPU support , 2010, Bioinform..

[18]  Haigang Yang,et al.  A CMOS Triple Inter-Locked Latch for SEU Insensitivity Design , 2014, IEEE Transactions on Nuclear Science.

[19]  Heather Quinn Challenges in Testing Complex Systems , 2014, IEEE Transactions on Nuclear Science.

[20]  J.N. Tombs,et al.  Selective Protection Analysis Using a SEU Emulator: Testing Protocol and Case Study Over the Leon2 Processor , 2007, IEEE Transactions on Nuclear Science.

[21]  John L. Henning SPEC CPU2000: Measuring CPU Performance in the New Millennium , 2000, Computer.

[22]  Thiago Santini,et al.  Evaluation and Mitigation of Radiation-Induced Soft Errors in Graphics Processing Units , 2016, IEEE Transactions on Computers.

[23]  Jacob A. Abraham,et al.  Algorithm-Based Fault Tolerance for Matrix Operations , 1984, IEEE Transactions on Computers.

[24]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[25]  Sam Harbaugh,et al.  Timing studies using a synthetic Whetstone benchmark , 1984, ALET.

[26]  Luca Sterpone,et al.  Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).

[27]  F. Irom Guideline for ground radiation testing of microprocessors in the space radiation environment , 2008 .

[28]  Luigi Carro,et al.  Threads Distribution Effects on Graphics Processing Units Neutron Sensitivity , 2013, IEEE Transactions on Nuclear Science.

[29]  John D. Owens,et al.  GPU Computing , 2008, Proceedings of the IEEE.

[30]  J. N. Tombs,et al.  Noninvasive Fault Classification, Robustness and Recovery Time Measurement in Microprocessor-Type Architectures Subjected to Radiation-Induced Errors , 2009, IEEE Transactions on Instrumentation and Measurement.

[31]  Antonio Torralba,et al.  UNSHADES-1: An Advanced Tool for In-System Run-Time Hardware Debugging , 2003, FPL.

[32]  Sylvain Clerc,et al.  New D-Flip-Flop Design in 65 nm CMOS for Improved SEU and Low Power Overhead at System Level , 2013, IEEE Transactions on Nuclear Science.

[33]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .