Improving Precision Using Mixed-level Fault Diagnosis

For nanometer manufacturing fabrication process, it is critical to narrow down the defect location for successful physical failure analysis. This paper presents a mixed-level diagnosis technique, which first performs diagnosis at logic level, and then performs switch-level analysis to locate a defect at transistor level. An efficient single pass mixed-mode diagnosis flow proposed to isolate defects within a cell. Experimental results showed significant improvement in precision over traditional logic diagnosis with only a fractional increase in run-time. The proposed mixed-level diagnosis technique was applied to successfully isolate silicon defects

[1]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  B. Chess,et al.  Diagnosis of realistic bridging faults with single stuck-at information , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  S.D. Millman,et al.  Diagnosing CMOS bridging faults with stuck-at fault dictionaries , 1990, Proceedings. International Test Conference 1990.

[4]  Tracy Larrabee,et al.  Beyond the byzantine generals: unexpected behavior and bridging fault diagnosis , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[5]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[6]  Robert C. Aitken,et al.  Diagnosis of leakage faults with IDDQ , 1992, J. Electron. Test..

[7]  W. Kent Fuchs,et al.  A deductive technique for diagnosis of bridging faults , 1997, ICCAD 1997.

[8]  Sreejit Chakravarty,et al.  A scalable and efficient methodology to extract two node bridges from large industrial circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[10]  M. Lousberg,et al.  On Electrical Fault Diagnosis in Full-Scan Circuits , 2001 .

[11]  R. D. Blanton,et al.  Diagnosis of arbitrary defects using neighborhood function extraction , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[12]  Gerald E. Sobelman,et al.  Algorithms for fast, memory efficient switch-level fault simulation , 1991, 28th ACM/IEEE Design Automation Conference.

[13]  Randal E. Bryant,et al.  COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.

[14]  Thomas Tetzlaff,et al.  A switch level fault simulation environment , 2000, Proceedings 37th Design Automation Conference.

[15]  Xinyue Fan,et al.  A novel stuck-at based method for transistor stuck-open fault diagnosis , 2005, IEEE International Conference on Test, 2005..

[16]  W. Kent Fuchs,et al.  Dynamic diagnosis of sequential circuits based on stuck-at faults , 1996, Proceedings of 14th VLSI Test Symposium.

[17]  Erik Seligman,et al.  Logic verification of very large circuits using Shark , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[18]  Kenneth M. Butler,et al.  Bridging fault diagnosis in the absence of physical information , 1997, Proceedings International Test Conference 1997.

[19]  Edward J. McCluskey,et al.  Diagnosis of sequence-dependent chips , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[20]  Srikanth Venkataraman,et al.  A technique for logic fault diagnosis of interconnect open defects , 2000, Proceedings 18th IEEE VLSI Test Symposium.