A design of charge pump phase locked loop for DAC

Low jitter charge pump phase locked loop (CPPLL) is designed for 12 bit digital to analog converter (DAC) in this paper. It's reference frequency is from 3M to 100M. The design uses the model of SMIC 0.13um mixed-signal process, its power supply is 1.2V, the simulating tools are cadence's Spectre and Hspice. This paper mainly includes circuit design of Phase Frequency Detector (PFD), Charge Pump (CP), Low-Pass Filter (LPF) and Voltage Control Oscillator (VCO). The simulation result is proved that the CPPLL satisfies the design request. Its locking time is greater than 5us, and smaller than 23us. When the reference clock is 100MHz, VCO frequency is 400MHz, its jitter time (root-mean-square) is 4.314ps.

[1]  Alfonso Carlosena,et al.  General method for phase-locked loop filter analysis and design , 2008, IET Circuits Devices Syst..

[2]  Franco Maloberti,et al.  A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[3]  Tad Kwasniewski,et al.  A 2–5 Gb/s fully differential 3X oversampling CDR for high-speed serial data link , 2009, 2009 NORCHIP.

[4]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[5]  Shen-Iuan Liu,et al.  A leakage-suppression technique for phase-locked systems in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.