Characterization and model of on-chip flicker noise with deep Nwell (DNW) isolation for 130nm and beyond SOC

An investigation of the flicker noise, by exploring 0.13 /spl mu/m and beyond MS/RF CMOS technology, was carried out for wireless system-on-a-chip (SOC) applications. The on-chip flicker noise of various components are characterized and accurately modeled. The feasibility of deep N-well isolation to suppress substrate coupling of analog nodes from digital clock noise is also demonstrated.

[1]  C.S. Chang,et al.  Extended 0.13 /spl mu/m CMOS technology for the ultra high-speed and MS/RF application segments , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[2]  Leonard Forbes,et al.  SPICE models for flicker noise in n-MOSFETs from subthreshold tostrong inversion , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Junlin Zhou,et al.  SPICE models for flicker noise in p-MOSFETs in the saturationregion , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  T.S. Fiez,et al.  A scalable substrate noise coupling model for design of mixed-signal IC's , 2000, IEEE Journal of Solid-State Circuits.

[5]  Eddy Simoen,et al.  On the geometry dependence of the 1/f noise in CMOS compatible junction diodes , 1999 .

[6]  Ralf Brederlow,et al.  Low-frequency noise of integrated polysilicon resistors , 2001 .

[7]  Heng-Ming Hsu,et al.  Improving the RF performance of 0.18 /spl mu/m CMOS with deep n-well implantation , 2001 .

[8]  J.C.H. Lin,et al.  State-of-the-art RF/analog foundry technology , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[9]  D. Leipold,et al.  SOC CMOS technology for personal Internet products , 2003 .

[10]  N. Camilleri,et al.  Extracting 1/f noise coefficients for BJT's , 1994 .