Programmable Logic Devices (PLDs) in Practical Applications

Until the 2000s, FPGAs were mostly used for prototyping of ASIC chips or small-quantity products for limited application areas. Nowadays, FPGAs are used in various applications: high-performance computing, network processing, big data processing, genomics, and high-frequency trading. This chapter picks up the most exciting applications of FPGAs.

[1]  Jan Korenek,et al.  Low latency book handling in FPGA for high frequency trading , 2014, 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[2]  Taisuke Boku,et al.  A Preliminarily Evaluation of PEACH3: A Switching Hub for Tightly Coupled Accelerators , 2014, 2014 Second International Symposium on Computing and Networking.

[3]  Steven A. Guccione,et al.  A Reconfigurable Content Addressable Memory , 2000, IPDPS Workshops.

[4]  Gerard J. M. Smit,et al.  A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems , 2003, The Journal of Supercomputing.

[5]  Kunle Olukotun,et al.  REMARC : Reconfigurable Multimedia Array Coprocessor , 1999 .

[6]  Viktor K. Prasanna,et al.  Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[7]  Karl-Erwin Großpietsch,et al.  Associative processors and memories: a survey , 1992, IEEE Micro.

[8]  Andrei V. Gurtov,et al.  Security in Software Defined Networks: A Survey , 2015, IEEE Communications Surveys & Tutorials.

[9]  Nick McKeown,et al.  Algorithms for packet classification , 2001, IEEE Netw..

[10]  K. Ikegami,et al.  Scalability of spin field programmable gate array: A reconfigurable architecture based on spin metal-oxide-semiconductor field effect transistor , 2011 .

[11]  Scott Hauck,et al.  Totem: Custom Reconfigurable Array Generation , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[12]  Viktor K. Prasanna,et al.  High-Performance Pipelined Architecture for Tree-Based IP Lookup Engine on FPGA , 2013, 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum.

[13]  Tsutomu Sasao,et al.  A packet classifier using LUT cascades based on EVMDDS (k) , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[14]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[15]  Taisuke Boku,et al.  Implementation of CG Method on GPU Cluster with Proprietary Interconnect TCA for GPU Direct Communication , 2015, 2015 IEEE International Parallel and Distributed Processing Symposium Workshop.

[16]  Richard Durbin,et al.  Sequence analysis Fast and accurate short read alignment with Burrows – Wheeler transform , 2009 .

[17]  Carl Ebeling,et al.  Architecture design of reconfigurable pipelined datapaths , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[18]  Takayuki Sugawara,et al.  Dynamically Reconfigurable Processor Implemented with IPFlex's DAPDNA Technology , 2004, IEICE Trans. Inf. Syst..

[19]  Sandra Scott-Hayward,et al.  OpenFlow Multi-Table Lookup Architecture for Multi-Gigabit Software Defined Networking (SDN) , 2015 .

[20]  Felipe Cerqueira,et al.  A Comparison of Scheduling Latency in Linux, PREEMPT-RT, and LITMUS RT , 2013 .

[21]  Vaughn Betz,et al.  Bringing programmability to the data plane: Packet processing with a NoC-enhanced FPGA , 2015, 2015 International Conference on Field Programmable Technology (FPT).

[22]  Masanori Hariyama,et al.  Hardware-Acceleration of Short-Read Alignment Based on the Burrows-Wheeler Transform , 2016, IEEE Transactions on Parallel and Distributed Systems.

[23]  David B. Thomas.  Acceleration of financial Monte-Carlo simulations using FPGAs , 2010, 2010 IEEE Workshop on High Performance Computational Finance.

[24]  Yang Zhang,et al.  Hierarchical Pipeline Optimization of Coarse Grained Reconfigurable Processor for Multimedia Applications , 2014, 2014 IEEE International Parallel & Distributed Processing Symposium Workshops.

[25]  James R. Larus,et al.  A reconfigurable fabric for accelerating large-scale datacenter services , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[26]  E. Birney,et al.  Velvet: algorithms for de novo short read assembly using de Bruijn graphs. , 2008, Genome research.

[27]  Viktor K. Prasanna,et al.  Optimizing many-field packet classification on FPGA, multi-core general purpose processor, and GPU , 2015, 2015 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS).

[28]  Yoshiki Yamaguchi,et al.  Energy Efficiency Improvement by Dynamic Reconfiguration for Embedded Systems , 2015, IEICE Trans. Inf. Syst..

[29]  Giuseppe Bianchi,et al.  Stateful OpenFlow: Hardware proof of concept , 2015, 2015 IEEE 16th International Conference on High Performance Switching and Routing (HPSR).

[30]  Kim-Kwang Raymond Choo,et al.  Security, Privacy, and Anonymity in Computation, Communication, and Storage , 2017, Lecture Notes in Computer Science.

[31]  Peter S. Pacheco.  Parallel programming with MPI , 1996 .

[32]  George Vanecek,et al.  New Generation of Control Planes in Emerging Data Networks , 1999, IWAN.

[33]  M. Lewis.  Flash Boys: A Wall Street Revolt , 2014 .

[34]  Guido Appenzeller,et al.  Implementing an OpenFlow switch on the NetFPGA platform , 2008, ANCS '08.

[35]  John W. Lockwood,et al.  A Low-Latency Library in FPGA Hardware for High-Frequency Trading (HFT) , 2012, 2012 IEEE 20th Annual Symposium on High-Performance Interconnects.

[36]  Hannu Tenhunen,et al.  Energy-Aware Fault-Tolerant CGRAs Addressing Application with Different Reliability Needs , 2013, 2013 Euromicro Conference on Digital System Design.

[37]  Joonyoung Kim,et al.  HBM: Memory solution for bandwidth-hungry processors , 2014, 2014 IEEE Hot Chips 26 Symposium (HCS).

[38]  Andrew Putnam.  Large-scale reconfigurable computing in a microsoft datacenter , 2014, 2014 IEEE Hot Chips 26 Symposium (HCS).

[39]  Duncan A. Buell,et al.  Splash 2 - FPGAs in a custom computing machine , 1996 .

[40]  Mitsuhisa Sato,et al.  PEACH2: An FPGA-based PCIe network device for Tightly Coupled Accelerators , 2014, CARN.

[41]  Viktor K. Prasanna,et al.  A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification , 2009, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors.

[42]  A. Tsai,et al.  PipeRench: A virtualized programmable datapath in 0.18 micron technology , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[43]  Nick McKeown,et al.  OpenFlow: enabling innovation in campus networks , 2008, CCRV.

[44]  Heiner Litz,et al.  High Frequency Trading Acceleration Using FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[45]  Dominique Lavenier,et al.  FAssem: FPGA Based Acceleration of De Novo Genome Assembly , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.

[46]  Mitsuhisa Sato,et al.  PEARL: Power-Aware, Dependable, and High-Performance Communication Link Using PCI Express , 2010, 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing.

[47]  Rama Cont,et al.  Statistical Modeling of High Frequency Financial Data: Facts, Models and Challenges , 2011, IEEE Signal Process. Mag..

[48]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[49]  Cole Trapnell,et al.  Ultrafast and memory-efficient alignment of short DNA sequences to the human genome , 2009, Genome Biology.

[50]  Rama Cont,et al.  Statistical Modeling of High-Frequency Financial Data , 2011, IEEE Signal Processing Magazine.

[51]  Hirohisa Kurosaki,et al.  Activities of JAXA's Innovative Technology Center on Space Debris Observation , 2006 .

[52]  T. Sakamoto,et al.  A nonvolatile programmable solid-electrolyte nanometer switch , 2004, IEEE Journal of Solid-State Circuits.

[53]  Sakir Sezer,et al.  A Survey of Security in Software Defined Networks , 2016, IEEE Communications Surveys & Tutorials.

[54]  Tsugio Makimoto,et al.  Implications of Makimoto's Wave , 2013, Computer.